CrawlJobs Logo

Verification Lead

scitec.com Logo

SciTec

Location Icon

Location:
United States , Boulder

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

148000.00 - 172000.00 USD / Year

Job Description:

SciTec is seeking a Verification Lead who is responsible planning, developing, and executing the verification and validation (V&V) strategy for all data processing and ground infrastructure systems. This includes ensuring that mission data, from initial capture to final analysis, is handled with accuracy, integrity, and reliability, and that all infrastructure components meet stringent performance and security requirements. This role requires close collaboration with mission operations, software development, systems engineering, and program management to align V&V activities with overall mission objectives. The lead will manage a team of verification engineers and will be accountable for the full lifecycle of testing.

Job Responsibility:

  • Develop and execute a multi-year, comprehensive V&V plan for ground software, hardware, and data processing systems
  • Define V&V requirements and acceptance criteria, ensuring complete and traceable coverage of system requirements
  • Manage and prioritize V&V activities to support program schedules and mission readiness
  • Lead and mentor a team of verification engineers, providing technical guidance and oversight throughout the test lifecycle
  • Oversee the design, development, and execution of test procedures, including automated and manual test cases for mission control, telemetry processing, and data archiving systems
  • Manage the verification process for mission-critical software and hardware
  • Plan Epics to capture team scope for each PI
  • Detail stories in each sprint
  • Execute scope utilizing subcontract team-members
  • Architect and maintain the verification infrastructure and test environments, leveraging modern technologies, scripting, and automation tools
  • Integrate test automation into the CI/CD (Continuous Integration/Continuous Deployment) pipeline to enable efficient and continuous validation of mission data processing software
  • Ensure the test environment accurately simulates operational conditions
  • Develop and maintain key V&V documentation, including test plans, procedures, and detailed test reports
  • Ensure compliance with industry standards and regulatory requirements for mission-critical systems
  • Report on verification activities and communicate test outcomes, risks, and performance metrics to stakeholders and senior leadership
  • Lead anomaly investigation teams to analyze failures, perform root cause analysis, and ensure timely resolution
  • Collaborate with cross-functional teams, including design, development, and mission operations, to drive continuous improvement and ensure seamless integration
  • Act as the primary on-site technical contact for verification matters with key external stakeholders
  • Other duties as assigned

Requirements:

  • Bachelor's or Master's degree in aerospace engineering, systems engineering, software engineering, computer science, or a related technical discipline
  • 10+ years of progressive experience in software or systems verification and validation within the aerospace, defense, or a similarly regulated industry
  • 5+ years of experience in a leadership or supervisory role, managing teams and complex technical programs
  • Ability to obtain and maintain a Secret Security clearance. Active Secret Security clearance preferred
  • Demonstrated attention to detail
  • Good verbal and written communication skills
What we offer:
  • 4% Safe Harbor 401(k) match
  • 100% company paid HSA Medical insurance, with a choice of 2 buy-up options
  • 80% company paid Dental insurance
  • 100% company paid Vision insurance
  • 100% company paid Life insurance
  • 100% company paid Long-term Disability insurance
  • Short-term Disability insurance
  • Annual Profit-Sharing Plan
  • Discretionary Performance Bonus
  • Paid Parental Leave
  • Generous Paid Time Off, including Holiday, Vacation, and Sick Pay
  • Flexible Work Hours

Additional Information:

Job Posted:
January 11, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Verification Lead

Lead IP/SOC Verification

In this high-profile role, the Lead IP/SOC Verification will be the overall desi...
Location
Location
United States , Folsom
Salary
Salary:
171200.00 - 256800.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience focused on IP and/or SOC verification with successful completion of multiple ASICs that are in production
  • Requires proven track record in technical leadership. This includes planning, execution, tracking, verification closure, and delivery to programs
  • Requires strong experience with development of UVM, SystemVerilog, C/C++ and Scripting Languages
  • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Good understanding of code and functional coverage, ability to influence coverage improvement with design and verification teams
  • Good understanding of requirements management, documentation management, and defect management
  • Ability to grasp concepts during discussions and turn minutes into action items
  • Able to communicate concepts and processes with stakeholders
  • Analytical, self-motivated, organized, detailed-oriented and results-oriented
  • Excellent interpersonal skills including the ability to work well with multiple people and teams, ability to communicate progress to team members on a regular basis
Job Responsibility
Job Responsibility
  • Closely work with designers and architect to come up with features, verification and execution plans
  • Own and lead verification quality for GFXIP projects
  • Engage with IP and SOC teams to drive closure to verification strategy
  • Working with architects and verification leads and driving quality test plan specifications
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the complex features and impact to System level/SOC environment
  • Developing verification strategy, infrastructure and needed improvements
  • Driving Pre and post Si verification closure to meet schedule with quality
  • Leading Post Si verification activities to drive triage with FW, SW, IP, SOC and various teams. Plug holes appropriately to improve quality of the IP
  • Working with each domain (sub-system) lead and guide them to get better quality and verification outcome
  • Automating workflows in a distributed compute environment
  • Fulltime
Read More
Arrow Right

Firmware Verification Lead

AMD is looking for a specialized software engineer who is passionate about impro...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10-16 years of experience in Baremetal or Linux Kernel internals/driver development/application development
  • Proficient in C/C++ and embedded systems
  • Working experience in verification and testing of Embedded System software or firmware
  • Good experience in Device Driver Verification and validation on Linux, Bare metal, Real Time Operating Systems
  • Skills in compiling/building/cross-compiling, debugging, testing, deploying Bootloader, TF-A, Linux Kernel, Device tree, Middleware software, and BareMetal application images for board bring up activities through JTAG debuggers & Emulators using different boot modes
  • Good understanding of any one of SoC/Processing Technologies like ARM/RISC-V/X86, MMU, Interrupt handling, Caches etc.
  • Hands on with one or more peripherals/controllers like UART, I2C, SPI, USB, SD, eMMC, QSPI, PCIe etc.
  • Define, Design and Develop manual/Automation test cases for Embedded system projects
  • Programming skills in C/C++, Makefile, Linker file creation, scripting language Python/Shell/Tcl
  • Experience in GIT environment and Test Automation framework – Pytest, Jenkins etc.
Job Responsibility
Job Responsibility
  • Board bring-up activities for Software components like bootloader, (Secure Bootloader components like Crypto Engines etc., platform managers (Power management, Clock management , system restarts/shutdowns etc.)
  • Bring-up activities for Software stack for Linux and baremetal including Applications for ARM based boards and emulation platforms, Proto-typing platforms
  • Develops and execute test plans to evaluate functionality, security, and efficiency of firmware utilizing emulation and evaluation boards for pre-silicon and post silicon verification
  • Analyzes, tracks, and debugs testing failures to determine corrective measures. Collaborates directly with development team to assess test plan requirements and resolve failures
  • Automate and the functional and System level tests using Python and integrate the same in Test Automation framework and maintain the Test artifacts for any updates in the Test cases or in Test framework
  • Run the Regression tests, triage issues, create Defects in the system and wok with development team for closure. Drive dynamic code coverage for boot level Firmware using standard tools like LDRA etc.
Read More
Arrow Right

Software Engineer Team lead - KYC & Eligibility Team

Blockchain.com is connecting the world to the future of finance. As the most tru...
Location
Location
France , Paris
Salary
Salary:
Not provided
blockchain.com Logo
Blockchain
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience leading teams in identity verification, fraud prevention, or KYC-related engineering
  • Strong software engineering and system architecture knowledge, particularly in onboarding and verification workflows
  • Experience with JVM languages (Kotlin, Java)
  • Familiarity with KYC and identity verification providers (e.g., Sumsub, Veriff, DXC)
  • Knowledge of security, compliance, and fraud detection best practices in onboarding
  • Experience with monitoring, observability, and debugging onboarding-related issues
  • A passion for crypto and the transformations it enables
  • Proven experience mentoring and developing engineers
  • Strong stakeholder management skills, with experience working alongside Compliance, Risk, and Product teams
  • Ability to collaborate with third-party providers
Job Responsibility
Job Responsibility
  • Ensure the reliability and scalability of the KYC & Eligibility platform, optimizing identity verification processes
  • Uphold code quality standards, conduct code reviews, and ensure best practices for security and compliance
  • Collaborate with identity verification providers (Sumsub, Veriff, DXC, etc.), integrating their solutions effectively into the onboarding flow
  • Monitor onboarding performance metrics, improving verification success rates and reducing friction in the user journey
  • Guide the team in debugging and incident resolution, ensuring swift resolution of KYC-related technical issues
  • Implement and promote observability best practices
  • Mentor and develop engineers
  • Build a culture of collaboration and transparency
  • Provide constructive feedback
  • Encourage ownership and accountability
What we offer
What we offer
  • Full-time salary based on experience and meaningful equity in an industry-leading company
  • Work from Anywhere Policy: You can work remotely from anywhere in the world for up to 20 days per year
  • ClassPass
  • Budgets for learning & professional development
  • Unlimited vacation policy
  • Apple equipment
  • The opportunity to be a key player and build your career at a rapidly expanding, global technology company in an emerging field
  • Flexible work culture
  • Fulltime
Read More
Arrow Right

Principal Engineer, VLSI Design Engineering

Job responsibilities: 8+ Years of relevant Logic Verification experience. Able t...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ Years of relevant Logic Verification experience
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
Job Responsibility
Job Responsibility
  • Able to lead and Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right

Test Engineer III

Are you a seasoned Verification Engineer with a passion for ensuring the highest...
Location
Location
United States , Goleta
Salary
Salary:
97900.00 - 127400.00 USD / Year
karlstorz.com Logo
KARL STORZ
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Minimum 6 years (8+ years preferred) of experience in Design and Systems Verification within a demanding product development environment, ideally in medical devices
  • Bachelor's Degree in Electrical Engineering, Electrical and Computer Science, or equivalent. (Master’s or PhD in Engineering or MBA preferred)
  • Proven experience in Systems Verification and verifying complex devices and systems
  • Strong understanding of product system concepts, risks, and verification methodologies
  • Proficiency with Test Procedures and Requirements, including relevant tools (e.g., DOORS, PTC, Polarion)
  • Familiarity with environmental testing and equipment
  • Experience with development processes (V-model, Agile, Lean)
  • In-depth knowledge of medical device quality system regulations and standards (e.g., U.S. FDA 21CFR Part 820, ISO13485, ISO9001)
  • SAP software experience is required
  • Exceptional analytical skills and technical report writing abilities
Job Responsibility
Job Responsibility
  • Lead Verification Efforts: Take charge as a lead verification engineer on projects, overseeing the entire design verification process for Karl Storz Imaging devices and systems
  • Design & Execute Robust Testing: Develop and execute thorough verification procedures and plans, including sample-size analysis and design change analysis, to rigorously test product quality, manufacturability, reliability, efficacy, and regulatory compliance
  • Develop Test Infrastructure: Design and implement sophisticated test infrastructure, including electrical, optical, and mechanical test fixtures, to effectively assess complex imaging characteristics
  • Analyze & Report: Collect, analyze, and clearly present test results in comprehensive technical reports for engineering review and FDA submissions
  • Troubleshoot & Innovate: Provide expert assistance to project teams in troubleshooting design issues, product returns, and field problems. Propose and develop new test methodologies and improvements
  • Collaborate & Influence: Work closely with systems and design engineering to establish clear, testable requirements, and ensure product specifications are comprehensive and testable
  • Mentorship & Leadership: Act as a subject matter expert, mentoring other test engineers, reviewing their work, and providing technical troubleshooting consultation
  • Regulatory Support: Support regulatory affairs by providing crucial documentation and expertise for 510(k) FDA submissions
What we offer
What we offer
  • Medical / Dental / Vision including a state-of-the-art wellness program and pet insurance, too!
  • 3 weeks vacation, 11 holidays plus paid sick time
  • Up to 8 weeks of 100% paid company parental leave
  • includes maternal/ paternal leave, adoption, and fostering of a child
  • 401(k) retirement savings plan providing a match of 60% of the employee’s first 6% contribution (up to IRS limits)
  • Section 125 Flexible Spending Accounts
  • Life, STD, LTD & LTC Insurance
  • Tuition pre-imbursement
  • We prepay your tuition up to $5,250 per year!
  • Fitness reimbursement of up to $200 annually
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

Develop test plans, tests and verification infrastructure for a complex IP/Sub-S...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5 to 7 years of relevant experience
  • B.E/B.Tech/M.Tech in ECE/VLSI/Electrical Engineering
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
  • Basic knowledge of with c, c++, SystemC, perl, python, tcl, shell is preferable
  • Unit/Sub-system/SOC level verification experience
  • Experience in leading verification closure of complex IP/SOC for at least one project
  • Exposure to industry standard verification tools for simulation and debug
  • RTL & Gate Level Simulations
  • Proficiency in Verilog, System Verilog, Assertions and UVM
  • Exposure to Verification Fundamentals
Job Responsibility
Job Responsibility
  • Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions including Formal Verification
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right

Staff Engineer, VLSI Design Engineering

Develop test plans, tests and verification infrastructure for a complex IP/Sub-S...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5 to 7 years of relevant experience
  • B.E/B.Tech/M.Tech in ECE/VLSI/Electrical Engineering
  • Proficiency in Computer Science fundamentals – object oriented design, data structures, algorithms, design, problem solving, and complexity analysis
  • Basic knowledge of with c, c++, SystemC, perl, python, tcl, shell is preferable
  • Unit/Sub-system/SOC level verification experience
  • Experience in leading verification closure of complex IP/SOC for at least one project
  • Exposure to industry standard verification tools for simulation and debug
  • RTL & Gate Level Simulations
  • Proficiency in Verilog, System Verilog, Assertions and UVM
  • Exposure to Verification Fundamentals
Job Responsibility
Job Responsibility
  • Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Hands on in end to end Logic Verification Process including Verification Planning, Functional Coverage planning and development, Test case development, regression, debug and Coverage closure
  • Create reusable bus functional models, monitors, checkers and scoreboards
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting and maintaining System Verilog Assertions including Formal Verification
  • Development of tools for Design and Verification support
  • Debug failures and root-cause it by interacting with other teams/groups
  • Fulltime
Read More
Arrow Right