CrawlJobs Logo

Staff Engineer - ASIC Development Engineering (DFT)

sandisk.com Logo

Sandisk

Location Icon

Location:
India , Bangalore

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

We are seeking a highly skilled Staff Engineer specializing in ASIC Development Engineering with a focus on Design for Testability (DFT) to join our team in Bangalore, India. In this role, you will be responsible for developing and implementing advanced DFT strategies for complex ASIC designs, ensuring high-quality, testable, and manufacturable semiconductor products.

Job Responsibility:

  • Lead the development and implementation of DFT architectures for complex ASIC designs
  • Collaborate with cross-functional teams to integrate DFT solutions into the overall ASIC design flow
  • Develop and optimize test patterns using Automatic Test Pattern Generation (ATPG) tools
  • Implement Built-In Self-Test (BIST) solutions for various ASIC components
  • Analyze and improve test coverage, fault coverage, and test time for ASIC designs
  • Troubleshoot and debug DFT-related issues during the design and post-silicon phases
  • Stay current with industry trends and emerging DFT technologies
  • Mentor junior engineers and contribute to the development of best practices and methodologies
  • Participate in design reviews and provide technical guidance to ensure DFT requirements are met
  • Collaborate with external partners and vendors to evaluate and integrate new DFT tools and technologies

Requirements:

  • Master's degree in Electrical Engineering, Computer Engineering, or a related field
  • 7+ years of experience in ASIC development with a strong focus on DFT
  • Advanced knowledge of ASIC design and development processes
  • Expertise in Design for Testability (DFT) methodologies and techniques
  • Strong programming skills in languages such as Verilog, VHDL, and C++
  • Proficiency in using EDA tools for ASIC design, verification, and testing
  • In-depth understanding of semiconductor manufacturing processes
  • Experience with advanced DFT techniques, including BIST and ATPG
  • Knowledge of low-power design techniques
  • Familiarity with industry standards such as IEEE 1149.1 and IEEE 1500
  • Excellent problem-solving and debugging skills
  • Strong analytical and organizational abilities
  • Exceptional communication and teamwork skills
  • Domain expertise in the semiconductor industry, digital circuit design, and test and verification methodologies
  • Ability to work efficiently in a fast-paced, detail-oriented environment
  • Willingness to mentor junior engineers and contribute to team knowledge sharing

Additional Information:

Job Posted:
December 11, 2025

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Staff Engineer - ASIC Development Engineering (DFT)

Asic Engineer Sr Staff

Hewlett Packard Enterprise is seeking a seasoned Design-for-Test (DFT) Engineer ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on DFT experience in ASIC design, preferably in networking or high-speed digital domains
  • deep understanding of fault models: stuck-at, transition, path-delay
  • expertise in scan compression, ATPG, and MBIST architecture
  • experience with Siemens Tessent tools: SSN, JTAG, IJTAG, MBIST, and memory repair
  • proficiency with Synopsys tools: DFT Compiler, DFTMAX, Tetramax, Design Compiler
  • simulation experience with Synopsys VCS and Cadence NC-Verilog
  • timing analysis using PrimeTime and Cadence Tempus
  • able to define test constraints and review STA reports to ensure timing closure in test modes
  • debugging with waveform tools such as Novas and SimVision
  • familiarity with ATE pattern formats (STIL, WGL) and JTAG SVF
Job Responsibility
Job Responsibility
  • define and implement DFT architecture for high-performance networking ASICs at 3nm and beyond
  • collaborate with RTL and physical design teams to integrate scan, compression, boundary scan, and MBIST features
  • develop and validate ATPG patterns for stuck-at, transition, and path-delay fault models
  • analyze and resolve DFT-related issues including ATPG DRC violations, simulation mismatches, and timing violations
  • apply test constraints and perform STA analysis to ensure timing closure in test modes
  • support silicon bring-up and ATE pattern validation using industry-standard formats (STIL, WGL, SVF)
  • conduct silicon failure analysis and contribute to system-level debug and yield improvement
  • automate DFT flows and analysis using scripting languages such as Perl and Tcl.
What we offer
What we offer
  • health & wellbeing
  • personal & professional development
  • unconditional inclusion
  • competitive compensation, benefits, and career growth opportunities.
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right
New

Staff Engineer, ASIC Development Engineering

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5-8 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate and develop RTL code for complex ASICs
  • Contribute in SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (STA)

We are seeking a highly skilled and experienced Staff Engineer for our Static Ti...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Static Timing Analysis
  • Proven track record of successfully executing STA
  • In-depth knowledge of STA tools (e.g., Synopsys PrimeTime, Cadence Tempus, Constraints Manager) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
Job Responsibility
Job Responsibility
  • Own Subsystem level STA, providing direction and guidance to PnR team for Timing closure & Synthesis report analysis
  • Work with IP & Design team for Timing constraints Development & Review activities
  • Develop and implement advanced STA methodologies and strategies to meet the timing closure requirements of complex IC designs
  • Collaborate with cross-functional teams, including design, verification, physical design, and DFT, to ensure seamless integration and optimal timing performance
  • Drive the development and maintenance of STA scripts and tools to automate and streamline timing analysis processes
  • Conduct thorough timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design performance
  • Stay abreast of industry trends and emerging technologies in STA and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed timing reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the STA team
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (STA)

We are seeking a highly skilled and experienced Staff Engineer for our Static Ti...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Static Timing Analysis
  • Proven track record of successfully executing STA
  • In-depth knowledge of STA tools (e.g., Synopsys PrimeTime, Cadence Tempus , Constraints Manager) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
  • Experience with advanced process nodes (e.g., 7nm, 5nm) is highly desirable
Job Responsibility
Job Responsibility
  • Own Subsystem level STA , providing direction and guidance to PnR team for Timing closure & Synthesis report analysis
  • Work with IP & Design team for Timing constraints Development & Review activities
  • Develop and implement advanced STA methodologies and strategies to meet the timing closure requirements of complex IC designs
  • Collaborate with cross-functional teams, including design, verification, physical design, and DFT, to ensure seamless integration and optimal timing performance
  • Drive the development and maintenance of STA scripts and tools to automate and streamline timing analysis processes
  • Conduct thorough timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design performance
  • Stay abreast of industry trends and emerging technologies in STA and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed timing reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the STA team
  • Fulltime
Read More
Arrow Right

Staff Engineer, ASIC Development Engineering (Physical Design, Pnr, Floor Planning)

We are seeking a highly skilled and experienced Senior Engineer for our PNR func...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • A minimum of 5 years of experience in Place and Route Domain
  • Proven track record of successfully executing PNR
  • In-depth knowledge of PNR tools (e.g., Synopsys Fusion Compiler, Cadence Innovus) and methodologies
  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes
  • Excellent problem-solving skills and the ability to think strategically and analytically
  • Exceptional communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders
  • Ability to prioritize tasks and manage multiple project work simultaneously
  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement
  • Experience with advanced process nodes (e.g., 7nm, 5nm) is highly desirable
Job Responsibility
Job Responsibility
  • Subsystem/block level ownership of Floorplanning, place and route flow for low power, high performance designs, debug of timing/power/area issues, clock tree analysis and assisting full chip timing convergence and timing closure
  • Collaborate with cross-function teams, including design, DFT to streamline PNR process
  • Drive IP integration strategies that ensure quality ASICs and avoid schedule surprises
  • Conduct thorough design and timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design convergence
  • Stay abreast of industry trends and emerging technologies in PNR and related fields, and incorporate best practices into the team’s workflow
  • Prepare and present detailed analysis, reports and technical documentation to stakeholders
  • Foster a culture of innovation, collaboration, and continuous improvement within the PNR team
  • Fulltime
Read More
Arrow Right