CrawlJobs Logo

Silicon Physical Design Engineer

meta.com Logo

Meta

Location Icon

Location:
United States , Sunnyvale

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

178000.00 - 250000.00 USD / Year

Job Description:

Meta’s mission is to give people the power to build community and bring the world closer together. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities. We are just getting started. Reality Labs focuses on delivering Meta's vision through creating advanced AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors Our chips will enable wearable devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. In this position, you will work with Machine Learning (ML) front-end and back-end hardware designers to drive the Physical design implementation of ML compute blocks in advanced technology nodes and develop custom methodologies to optimize the PPA of the design.

Job Responsibility:

  • Develop and own physical design implementation of multi-hierarchy low-power ML Hardware design including physical-aware logic synthesis, floorplan, place and route, static timing analysis, IR Drop, EM, and physical verification in advanced technology nodes
  • Resolve design and flow issues related to physical design, identify potential solutions, and drive execution
  • Collaborate with ML architects and designers to understand the ML workloads and develop custom physical design methodologies and recipes to optimize the PPA of ML compute datapath design blocks
  • Work across disciplines, brainstorm big ideas, work in new technology areas, juggle/coordinate multiple initiatives, drive a concept into a prototype and ultimately guide the transition into a high-volume consumer product
  • Travel both domestically and internationally

Requirements:

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience in ASIC Physical Design
  • Understanding of RTL2GDSII flow and design tapeouts in 3nm or below process technologies
  • Experience with low power implementation, power gating, multiple voltage rails, UPF knowledge
  • Experience working with EDA tools like Fusion Compiler, ICC2/Innovus, Primetime, RedHawk
  • Experience with Python, TCL, Perl programming

Nice to have:

  • Experience running physical-aware logic synthesis and achieving optimal synthesis QoR on low power designs
  • Master/PhD degree in EE/CS or equivalent areas
  • Experience with custom or regular clock tree synthesis implementation at block level or top level, and clock power reduction techniques
  • Knowledge of static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions
  • Experience in Block-level and Full-chip floor-planning and power grid planning
What we offer:
  • bonus
  • equity
  • benefits

Additional Information:

Job Posted:
March 01, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Silicon Physical Design Engineer

Physical Design Engineer

This role has been designed as ‘Hybrid’ with an expectation that you will work o...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 4+ years experience in ASIC physical design
  • Experience with block implementation, extraction, timing and or full-chip designs
  • Strong communication skills
  • Strong hands-on TCL/Perl development skills
  • Experience as a full-chip floorplanning, routing, or timing lead for a large silicon project
  • Track record of taping out complex chips on advanced process nodes
Job Responsibility
Job Responsibility
  • Responsible for all aspects of Physical Design for Fullchip/Blocks covering Floorplanning, Placement, Budgeting, Clock Tree planning & analysis, Scan re-ordering, Clock tree synthesis, Placement optimizations, Routing, Timing and SI analysis/closure, ECO tasks (both timing and functional), EM/IR, DRC, LVS, ERC analysis & fixes, Low Power solution development & implementation
  • Work closely with the methodology team to solve the implementation challenges & provide inputs to improve the Physical design flow
  • Experienced in design automation
  • Understanding of Timing constraints, SI prevention, Power reduction
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Silicon Design Engineer

This position requires a deep understanding of device physics, components design...
Location
Location
Taiwan , Hsinchu
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors degree in engineering or physical science, preferably with advanced degree (MS or PhD)
  • Working experience in baseband and RF component design and modeling
  • Proficiency in industry-standard EDA tools including Cadence Virtuoso, Spectre, and HSPICE
  • Strong background in SPICE modeling and QA for semiconductor devices
  • Familiar with foundry PDKs, parasitic extraction, and physical verification flows
  • Experience with EM simulation and modeling tools such as HFSS, EMX and ICCAP
  • Working knowledge of FinFET and GAA technologies at 3nm, 2nm, and beyond
Job Responsibility
Job Responsibility
  • Perform device characterization, SPICE modeling and simulation support to FPGA product design
  • Responsible for design, optimize, and validate baseband and RF components in advanced CMOS nodes
  • Perform schematic design and simulations using Cadence Virtuoso, Spectre, and HSPICE
  • Guide and review layout implementation to ensure optimal device performance and manufacturability
  • Analyze silicon measurement data and correlate with simulation models to enhance design accuracy
  • Conduct SPICE and EM modeling using tools such as ICCAP, HFSS or EMX
  • Explore and evaluate stacked-die and 3DIC technologies, including simulation, modeling and layout consideration for heterogeneous integration
  • Collaborate with foundry and internal teams to utilize and validate PDKs, perform parasitic extraction, and ensure physical verification compliance
Read More
Arrow Right

Senior Photonics Design Engineer

As a Photonic Design Engineer at Salience Labs, you will play a crucial role in ...
Location
Location
United Kingdom , Oxford
Salary
Salary:
Not provided
saliencelabs.ai Logo
Salience Labs
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree in physics, photonics, electrical engineering, or optical engineering, with 5+ years of relevant experience (Ph.D. preferred)
  • Strong understanding of waveguide optics, integrated photonic devices, and semiconductor physics
  • Knowledge of silicon photonic components, with an understanding of their trade-offs
  • Experience in modelling and simulating integrated photonic devices, using both commercial software and analytical approaches
  • Excellent communication skills, critical thinking, and self-motivation
Job Responsibility
Job Responsibility
  • Designing and modelling passive and active silicon photonic devices and integrated photonic systems, including III-V's
  • Prototyping novel photonic components and architectures, designing suitable test structures, and validating experimental results against simulations
  • Using simulation and experimental data to evaluate device performance and guide engineering decisions
  • Working with the architecture team to develop system-level models for photonic integration
  • Supporting hardware and software teams to ensure alignment with system-level performance goals
  • Collaborating with component test engineers to design experiments and analyse results
  • Helping create and maintain the codebase for photonics component layout in GDS format
  • Partnering with manufacturing teams to optimise and transition designs into volume production
  • Contributing to intellectual property development, including filing patents for novel innovations
Read More
Arrow Right

AI Silicon Physical Design Engineer

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. ...
Location
Location
United States , Sunnyvale
Salary
Salary:
150000.00 - 250000.00 USD / Year
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of physical design & physical verification experience.
  • Strong knowledge of block level and full-chip physical verification methodology.
  • Strong experience in block/subsystem timing closure.
  • Expert at optimizing for the best power/performance and area.
  • Experience with the complete physical design flow.
  • Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues.
  • Expert with IR/EM analysis and resolution.
  • Good understanding of full chip floor planning and integration.
  • Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements.
  • Demonstrated ability to work with RTL teams to optimize for physical design.
Job Responsibility
Job Responsibility
  • Excelling in synthesizing, placing, and routing high speed designs.
  • Experiencing the full spectrum of physical design and implementation.
  • Collaborating closely with the RTL team.
  • Integrating blocks seamlessly into the full-chip architecture.
What we offer
What we offer
  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Publish and open source their cutting-edge AI research.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • Simple, non-corporate work culture that respects individual beliefs.
  • Fulltime
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right

Photonics Engineering Post-doc

The Large Scale Integrated Photonics Lab (LSIP) at Hewlett-Packard Labs is curre...
Location
Location
United States , Santa Barbara
Salary
Salary:
45.50 - 72.00 USD / Hour
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • PhD in Physics, Engineering or equivalent with experience in integrated photonics
  • Cleanroom experience in nanophotonic device fabrication
  • Hands-on experience with fabricating thin film lithium niobate photonic devices is preferred
  • Experience with the design of photonics devices
  • Testing of photonic devices
  • Squeezed-light generation and detection
Job Responsibility
Job Responsibility
  • Conduct innovative research in integrated photonics on various material platforms including silicon and lithium niobate thin films
  • Heterogeneous integration of III-V functional devices on integrated photonics platforms
  • Design, fabrication, and testing of devices for various applications including data communication, sensing and non-classical measurements
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Large-scale Integrated Photonics Lab Research Associate

The Large-Scale Integrated Photonics Lab (LSIP) at HPE Labs is seeking highly qu...
Location
Location
United States , Milpitas
Salary
Salary:
43.27 - 93.15 USD / Hour
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Working towards a PhD degree in Physics, Applied Physics, Computer Science, or Electrical Engineering
  • Demonstrated potential for high-caliber research
  • Good understanding of current state of the art, major trends and opportunities
  • Demonstrated track record in making things real in innovative ways
  • Theoretical and/or experimental knowledge of Si photonics, analog electronic in-memory computing, quantum computing, statistical physics, or machine learning
  • Comfort working in a strongly collaborative and multidisciplinary industrial basic research environment
  • Ability to develop rapid understanding of select problems and opportunities
  • Deep understanding of relevant environment, ecosystem, trends, and literature
  • Excellent research and development skills
  • Ability to innovate, make research contributions, and bring ideas to reality
Job Responsibility
Job Responsibility
  • Provide thought leadership and technical influence both internally and externally to HPE
  • Take innovative ideas and make them real – contributing along the full range from initial novel ideas to design, development, implementation, evaluation, and technology transfer
  • Balance significant technical and scientific contributions with ability to bring such contributions to practice through innovative solutions
  • Collaborate with HPE Labs research teams as well as with external partners
  • Work in alignment with HPE's broader innovation community
  • Accelerate research towards new applications, core methodologies and technologies in Silicon photonics
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Competitive salaries and benefits for qualified candidates
  • Fulltime
Read More
Arrow Right

Principal Physical Design Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s in electrical or computer engineering or related field with 15+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead a team in defining implementation and execution plan for a schip/SOC
  • Execute the plan for successful tapeout by working with various stakeholders (RTL, IP, Methodology, DFT, Architecture etc)
  • Drive the to achieve the best performance, power, and area (PPA) for AI system-on-chips (SOCs)
  • Optimizing technology, libraries, physical design, RTL design, and architecture
  • Leading the team in defining the implementation and execution plan for a subchip/SOC
  • Collaborating with various stakeholders such as RTL designers, IP teams, Methodology experts, DFT engineers, and Architects to ensure a cohesive plan
  • Executing the defined plan to ensure successful tapeout of the subchip/SOC
  • Driving the team to achieve the best performance, power, and area (PPA) for AI system-on-chips
  • Optimizing technology choices, libraries, physical design methodologies, RTL design strategies, and architectural decisions to meet performance targets
  • Ensuring that the physical design aspects align with the overall project goals and timelines
  • Fulltime
Read More
Arrow Right