CrawlJobs Logo

Senior Silicon Design Engineer

amd.com Logo

AMD

Location Icon

Location:
Singapore , Singapore

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

You will be in AMD’s Test Development team and build the automation backbone behind next-generation FPGA and ASIC silicon, you will own and evolve large-scale test infrastructure that directly impacts first-silicon success, manufacturing quality, and time-to-market for industry-leading products. Your main responsibility is to develop automated system/tools for silicon test patterns generation/release, for the industry’s cutting-edge FPGA/ASIC products.

Job Responsibility:

  • Own and evolve automated test infrastructure for pre- and post-silicon validation across FPGA and ASIC platforms
  • Enhance existing FPGA synthesis/implementation tools/flow by adding proper resources/timing constraints to generate robust test patterns
  • Build automation frameworks using modern software methodologies (Python, orchestration, web services, Gen-AI workflows)
  • Invent automated tool for post-silicon validation test sequence that works across test methods and hardware test platforms
  • Explore and implement innovative data analytics flow/tools to process large amount of manufacturing test/debug data
  • Improve first-time-right silicon success through systematic sanity checks and validation methodologies

Requirements:

  • Bachelor/Master’s Degree in Computer Science/Electrical Engineering or equivalent
  • Experienced in software development for engineering or infrastructure tools
  • Proficient in Python, Shell/TCL scripting in Linux environment
  • Strong analytical thinking and ability to collaborate across disciplines

Nice to have:

  • Familiar with automation and system regression testing
  • Exposure to data visualization tool such as Power BI
  • Exposure to VHDL/Verilog and experience in development of FPGA design
  • Knowledge of functional simulation environments for pre-silicon verification
  • Prior knowledge of structural or functional verification methodologies

Additional Information:

Job Posted:
March 01, 2026

Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Silicon Design Engineer

Senior Photonics Design Engineer

As a Photonic Design Engineer at Salience Labs, you will play a crucial role in ...
Location
Location
United Kingdom , Oxford
Salary
Salary:
Not provided
saliencelabs.ai Logo
Salience Labs
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master’s degree in physics, photonics, electrical engineering, or optical engineering, with 5+ years of relevant experience (Ph.D. preferred)
  • Strong understanding of waveguide optics, integrated photonic devices, and semiconductor physics
  • Knowledge of silicon photonic components, with an understanding of their trade-offs
  • Experience in modelling and simulating integrated photonic devices, using both commercial software and analytical approaches
  • Excellent communication skills, critical thinking, and self-motivation
Job Responsibility
Job Responsibility
  • Designing and modelling passive and active silicon photonic devices and integrated photonic systems, including III-V's
  • Prototyping novel photonic components and architectures, designing suitable test structures, and validating experimental results against simulations
  • Using simulation and experimental data to evaluate device performance and guide engineering decisions
  • Working with the architecture team to develop system-level models for photonic integration
  • Supporting hardware and software teams to ensure alignment with system-level performance goals
  • Collaborating with component test engineers to design experiments and analyse results
  • Helping create and maintain the codebase for photonics component layout in GDS format
  • Partnering with manufacturing teams to optimise and transition designs into volume production
  • Contributing to intellectual property development, including filing patents for novel innovations
Read More
Arrow Right

Senior IoT/Firmware Engineer

We are looking for a Senior IoT/Firmware Engineer to join our client’s team. Our...
Location
Location
Portugal , Leiria
Salary
Salary:
Not provided
https://www.precisers.pt Logo
Precise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor / Master’s degree in Computer Science Engineering or equivalent
  • Over 5 years of experience developing embedded systems
  • Familiar with microcontrollers and/or microprocessors
  • Proficiency in firmware programming languages such as C or C++
  • Experience working with Real Time Operating Systems (RTOS)
  • Experience with communication protocols: MQTT, Ethernet, I2C, RS232, RS485, SPI
  • Experience with ARM, ESP32, and/or Silicon Labs technologies highly valued
  • Experience with Cybersecurity implementation for embedded systems (encryption, certificate management)
  • Executing code reviews and documentation
  • Experience with project budgeting, cost estimating and scheduling
Job Responsibility
Job Responsibility
  • Developing high-performing and reliable firmware for embedded systems using microcontrollers, sensors and analogue/digital interface circuits
  • Working with hardware engineering in developing future products, including recommendations on new technologies and design best practices
  • Coordinating the definition of architectural concepts
  • Collaborating with multidisciplinary teams
  • Ensuring compliance with regulations
  • Keeping up with technological advancements
  • Engaging in lifelong learning, attending conferences, workshops, and training sessions to enhance knowledge and skills
  • Fostering a culture of continuous improvement in the organization
  • Managing projects
  • Mentoring other members
  • Fulltime
Read More
Arrow Right

Senior Manager Silicon Design Engineer

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12-15 years full-time experience in IP hardware design
  • Proven experience managing and leading engineering teams
  • Proficiency in verilog/system verilog RTL logic design of high-speed, multi-clock digital designs
  • Verilog lint tools (Spyglass) and verilog simulation tools (VCS)
  • Clock domain crossing (CDC) tools
  • Detailed understanding of SoC design flows
  • Understanding of IP/SS/SoC Power Management techniques – Power Gating, Clock Gating
  • Outstanding interaction skills while communicating both written and verbally
  • Ability to work with multi-level functional teams across various geographies
  • Outstanding problem-solving and analytical skills
Job Responsibility
Job Responsibility
  • Lead a Silicon Engineering group and innovate with internal teams and external partners to create the next generation of computing technologies
  • Help bring to life cutting-edge designs, working closely with architecture, physical design, and product engineers to achieve first pass silicon success
  • Design of IP and subsystems with integration of AMD and other 3rd party IPs
  • Work collaboratively with other members of the IP team to support design verification, implementation, synthesis, constraints, static timing analysis, and delivery to SOC
  • Work in partnership with SOC teams to support the IP at SOC level, including connectivity, DFT, verification, physical design, firmware, and post-silicon bring-up
Read More
Arrow Right

Senior Silicon Design Engineer

As key member of the AMD EPYC Server team, the successful candidate will play a ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Exposure to DFT Architecture and Design
  • Good working knowledge of ATPG tools (Mentor TK)
  • Exposure to Static timing analysis & Timing closure is required
  • Excellent hands-on debug skills and scripting skills are critical
  • Must have good communication skills and the ability to work in a worldwide team environment
  • B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with 3+ years of DFT experience
Job Responsibility
Job Responsibility
  • Working closely with the Architecture team to understand the DFT Architecture and implementation
  • Interfacing with the Design teams to ensure DFT design rules and guidelines are met
  • Working with the PD team to ensure to correct DFT implementation and closing timing
  • Generating high quality manufacturing test patterns for stuck-at, transition fault models and through the use of on-chip test compression techniques
  • Simulating and verifying the ATPG and LBIST patterns
  • Analyzing and working with the different stakeholders to get the required design changes in to get the maximum ATPG coverage
  • Working with the Product engineering teams on the delivery of manufacturing test patterns
  • Working with the Product Engineering teams on Silicon bring-up and debugs
  • Developing, enhancing and maintaining scripts as necessary
Read More
Arrow Right
New

Senior Staff Silicon Design Engineer (Design Verification)

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong experience in ASIC/SoC design
  • Strong hands-on verilog development experience, familiar with scripting languages like Perl
  • Good experience on complicate hub,control IP design
  • Strong problem solving, independent thinking, teamwork and communication skills
  • Bachelor or Master degree in E&E or Computer Engineering. (Preferred Master Degree)
Job Responsibility
Job Responsibility
  • Own part of IP feature design with cooperation with other designers
  • As one of IP design team members, own for IP level design work, including architecture define (partly own or join), spec documentation, RTL coding, RTL delivery and signoff
  • The target IP is used for all AMD mainstream products, product generation upgrade, reusability and scalibility need to be considered in architecture define and RTL maintain, as well as compliant to system application and sw/fw/hw cooperation.
  • Need to co-work with other teams closely, include communication with AMD global soc architect and IP architect, closely work with verification team, trace and support backend work, silicon validation support.
What we offer
What we offer
  • AMD benefits at a glance.
Read More
Arrow Right

Senior Design Verification Engineer

We are looking for a Senior Design Verification Engineer to join Microsoft's Sil...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a pre-silicon verification and post-silicon validation team for the development of custom silicon components
  • Work with a team to write constrained random stimulus, scoreboards and checkers, and assertions to verify design correctness
  • Develop Verification IP (VIP) components to verify home grown designs
  • Develop Universal Verification Methodology (UVM) components to interface between test code and verification simulation environments
  • Define and implement functional coverage and drive coverage closure
  • Collaborate with Architecture, Design, Firmware/Software, Product Engineering, Program Management and third-party vendor teams to ensure pre-and-post-Si testing is comprehensive
  • Develop scripts for verification and validation infrastructure
  • Fulltime
Read More
Arrow Right

Senior Analog Design Engineer

The Interface & Custom Circuit Engineering team in AI-Silicon Engineering is see...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BSEE or equivalent, MSEE/PhD preferred
  • 7+ years of experience in analog circuit design, through full cycle post BSEE or equivalent
  • Experience with high-speed analog front-end serdes or D2D design (preferably PCIe, UCIe, D-PHY, USB), data-converters, PLLs, Regulators and all associated blocks in analog designs from architecture till silicon validation support
  • Experience in Design partitioning, power/jitter budgeting and timing analysis
  • Knowledge of lower power design techniques, calibration, parasitic extraction, EM/IR/ESD/Aging & Signal Integrity Design
  • Experience with the use of CAD-tools (Cadence, Mentor, Synopsys) for circuit schematic entry, simulations, post layout extractions, Mixed-mode simulations
  • Delivered Analog IP’s successfully in mass production in FinFET processes
  • Experience in mentoring individual engineers
  • Working with multiple stakeholders (arch/design/layout/silicon validation/project managers) to execute full design cycle till silicon
  • Excellent communication skills and self-motivated that can collaborate with larger teams within Microsoft
Job Responsibility
Job Responsibility
  • Lead Analog designs and delivery of cutting edge, high-performance, high-speed, low-power Analog IP designs for interconnectivity solutions and fundamental Analog circuit blocks for various Microsoft products in various process nodes including deep FinFet, following industry best practices
  • Technically deliver complex blocks that will produce schematics, verify in simulation, complete timing/jitter/power budgets and work with mask layout teams to deliver a final IP GDS
  • Coordinate tasks with junior members of the team, develop plans for Analog IP execution, follow processes/methodologies to deliver IP blocks
  • Coordinate bench validation of IP in Silicon, and IP characterization on bench and tester
  • Use established flows/methodologies/processes for execution
  • Work along with other members of the team to deliver IP’s, including project planning, schedule tracking, report generation
  • Interface with RTL, Verification and P&R team
  • Fulltime
Read More
Arrow Right

Senior Physical Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter
Job Responsibility
Job Responsibility
  • Responsible for Hierarchical Design Planning and partitioning strategies
  • Responsible for RTL to GDS implementation in Physical Design domain
  • Coordinate with CAD, RTL/Design teams/DFT, Architecture team, Power & Performance team, Technology team & other internal/external partners as essential
  • Help influence design tools, flows, and methodologies in construction, signoff, and optimization through a data-driven approach
  • Execute floor-planning and design planning activities to optimize timing-critical and large sub-chips for power, performance, and area (PPA)
  • Drive end-to-end execution from synthesis through place-and-route for large designs, ensuring completion of all signoff stages including timing, physical verification, EMIR, formal equivalence, and low-power verification
  • Develop guidelines, checklists, and best practices for top-level physical design
  • Make sound technical trade-offs between power, area, and timing to achieve optimal design outcomes
  • Foster collaboration across teams to deliver the best possible solutions, aligned with a One Microsoft mindset
  • Demonstrate technical expertise across various domains of Physical Design & Timing Signoff
  • Fulltime
Read More
Arrow Right