CrawlJobs Logo

Senior Manager, ASIC Engineering

https://www.hpe.com/ Logo

Hewlett Packard Enterprise

Location Icon

Location:
United States , San Jose

Category Icon

Job Type Icon

Contract Type:
Employment contract

Salary Icon

Salary:

148000.00 - 340500.00 USD / Year

Job Description:

Manage design & verification team for large, complex high-speed ASICs for HPE's next generation of networking products. Build cutting-edge networking chips used to build world-class routers and switches.

Job Responsibility:

  • Manage design & verification team for large, complex high-speed ASICs for HPE's next generation of networking products
  • Technically lead a team of engineers to successfully deliver chip from specification to tapeout
  • Create and maintain schedule
  • Work closely with logic designers, software developers
  • Mentor junior engineers with the verification flow, strategy

Requirements:

  • BS/MS in Electrical Engineering or equivalent field
  • Minimum of 10+ years of ASIC experience
  • Prior engineering management experience
  • Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills
  • Proven leadership and communication skills
  • Networking experience is highly desirable
  • Track record of successfully managed/lead multiple ASIC's from start to finish
  • Ability to hire, retain and develop high performance teams

Nice to have:

Networking experience

What we offer:
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive benefits suite supporting physical, financial and emotional wellbeing

Additional Information:

Job Posted:
October 07, 2025

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Senior Manager, ASIC Engineering

Senior Physical Design Engineer

As a Senior Physical Design Engineer, you will be responsible for the physical i...
Location
Location
United States , Batavia, Illinois
Salary
Salary:
Not provided
nhanced-semi.com Logo
NHanced Semiconductors
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship
  • 5+ years of experience in physical design, specifically in ASIC, SoC, or advanced packaging (2.5D, 3DIC) technologies
  • Hands-on experience with Git-based version control systems for managing design revisions
  • Experience with timing closure and signal integrity
  • Proficiency in Cadence tools for physical design, timing analysis, and signoff
  • Strong understanding of RTL-to-GDSII flows, including floorplanning, power planning, place-and-route, and timing closure
  • Working knowledge of parasitic extraction (PEX), power integrity (PI), and thermal analysis in multi-die environments
  • Ability to work independently with minimal supervision and drive tasks to completion
  • Excellent verbal and written communication skills for collaboration across engineering teams
  • Strong debugging skills and ability to analyze tool reports, logs, and simulation results
Job Responsibility
Job Responsibility
  • Drive full-chip physical implementation of 2.5D interposer and ASIC designs, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization
  • Ensure design compliance with timing, power, and area (PPA) requirements, as well as DFM, DRC, and LVS constraints
  • Utilize Cadence tools (Innovus, Virtuoso, Tempus, Voltus, Pegasus, etc.) for physical design, verification, and signoff
  • Develop and execute timing closure strategies, working with STA engineers to meet performance goals
  • Optimize power distribution networks (PDN) and electromigration (EM) reliability in multi-die packaging environments
  • Work with package and system engineers to optimize die-to-die interconnect, bump placement, and TSV integration
  • Collaborate with RTL designers, DFT engineers, and backend teams to ensure seamless integration
  • Implement ECOs (Engineering Change Orders) and efficiently iterate design revisions
  • Utilize Git-based version control workflows for design database management and collaborative development
  • Identify and resolve congestion, signal integrity (SI), and crosstalk issues in complex designs
Read More
Arrow Right

Technologist, ASIC Development Engineering

We are looking for a highly skilled and experienced individual for SoC PD lead p...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field
  • A minimum of 13 to 15 years of experience in leading RTL to GDSII implementation effort across various SoCs
  • Proven ability in technically leading a small/medium-sized team for executing projects preferred
  • Hands-on experience on the entire PD Flow from RTL to GDSII
  • Should have a good understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with in-depth expertise in at least one of these domains
  • Working knowledge about OCV, MM/MC optimization and multi-power designs (Level shifters, Isolation cells, etc)
  • Exposure to static timing analysis fixes including automated ECO generation
  • Strong in areas on CTS, Power, Bump planning, Floorplan
  • Experience with tools (e.g., Synopsys FusionCompiler, PrimeTime, Cadence Innovus, Constraints Manager, Redhawk, Calibre etc.) and methodologies
  • Library preparation in any environment (Synopsys, Cadence, etc)
Job Responsibility
Job Responsibility
  • To be responsible for leading RTL-to-GDSII SoC implementation effort
  • To collaborate with cross-functional teams, including Design, Verification, Analog, DFT, SIPI etc.
  • To develop and guide the team members in their work, enhancing their technical capabilities and increasing productivity
  • To ensure process compliance during project execution and enable / participate in technical discussions/reviews
  • To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations
  • Stay abreast of industry trends and emerging technologies in related fields, and incorporate best practices into the team’s workflow
  • Foster a culture of innovation, collaboration, and continuous improvement
  • Fulltime
Read More
Arrow Right

Senior Hardware Engineer

As a key contributor in the HW Sustaining group, you will be responsible for inv...
Location
Location
United States , San Jose
Salary
Salary:
117500.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s degree or higher in Electrical, Electronics, or Computer Engineering
  • 8+ years of hardware design, debug and testing experience at the board and system level
  • Expertise in debugging hardware problems using oscilloscopes, logic analyzers, and specialized networking test equipment such as IXIA/Spirent traffic analyzers, PCI analyzers, and in-circuit emulators
  • PCB design experience including schematic capture, PCB layout and routing
  • Familiarity with Cadence System Design tool suite
  • Knowledge of networking hardware and associated components and interfaces such as switch ASICs, PHY, SerDes, CPU subsystems, optics, high-speed serial links, PoE, PCIe, NVMe, SATA, I2C, and USB
  • Expertise in high speed circuit design and debug
  • Familiarity with signal and power integrity concepts and associated test and simulation tools
  • Ability to manage multiple concurrent priorities and make progress
  • Able to manage hardware debug and design projects and driving them to closure
Job Responsibility
Job Responsibility
  • Lead failure analysis for critical hardware issues reported from field and factory
  • Determine and document root cause and corrective actions (RCCA)
  • Extract and share 'Lessons Learned' from HW Sustaining failure analysis and share with appropriate Juniper teams to drive hardware quality improvement
  • Collaborate with other Engineering and Manufacturing / Operations teams to drive corrective actions and hardware quality improvements
  • Work with Customer Support teams to understand and address customer hardware concerns
  • Analyze hardware quality metrics and Repair Center findings to identify failure trends requiring investigation
  • Provide technical leadership into multi-sourcing and change management activities on shipping products
  • Review hardware test reports for new products prior to product release
  • Identify any quality concerns and work with the design teams to resolve
  • Mentor and guide junior members, foster a collaborative environment, and encourage curiosity and knowledge sharing
What we offer
What we offer
  • Comprehensive suite of benefits that supports physical, financial and emotional wellbeing
  • Career development programs to help achieve career goals
  • Inclusive culture celebrating individual uniqueness
  • Fulltime
Read More
Arrow Right

Senior Technical Marketing Engineer

As a Technical Marketing Engineer, you will develop deep knowledge of HPE's Camp...
Location
Location
United States , Roseville
Salary
Salary:
117500.00 - 270000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min. 10+ years of networking, security, telemetry, and automation experience
  • Min. 5+ years of TME experience
  • Security certification will be plus
  • Data Center certification will be plus
  • Excellent knowledge of Data Center Networking designs, architectures
  • Excellent knowledge of data center networking security, telemetry, and automation
  • Excellent knowledge of Data Center designs and architectures
  • Data Center deployment experience such as HPE or Dell EMC hyper converged solution, HPE Storage and Compute
  • Advanced networking knowledge such as BGP Based EVPN, EVPN-VXLAN
  • Advanced security knowledge such as IPsec, NAT, IDS, IPS, DDoS and NG-Firewall
Job Responsibility
Job Responsibility
  • Develop compelling demonstrations that best showcase HPE Aruba Networking industry-leading solutions
  • Serve as the Aruba Switching authority and key technical advisor for Aruba Enterprise Switching Products and Solutions
  • Create technical Enterprise Switching Architectures, Webinars, Videos, Documents/ Collaterals, Podcasts, Blogs, Social media posts, Presentations, Resource Guides / Playbooks, Newsletters & email blast content, Webpages, and demonstrations for our Aruba Switching platforms and solutions
  • Track and identify product solution gaps, competitive differentiation, and link the outputs to marketing collateral and engineering developments
  • Proactively learn and engage with SE/CSE/Customers, enhance knowledge and build subject-matter expertise
  • Reference Architectures: Create examples of use cases and network deployments, highlighting Aruba Switching’s unique value proposition and best practices
  • Develop 'deep-dive' technical presentations used by Aruba’s Pre-Sales Engineering team, Channel and Service Provider partners to educate customers
  • Reinforce Core Product Managers in writing PRDs and prioritizing Customer NFRs
  • Create and drive development of technical collateral to better enable sales engineers and partners
  • Assist System Engineers, Marketing, and Sales teams with technical presentations, roadmap updates, and product demonstrations
What we offer
What we offer
  • Comprehensive suite of benefits that supports physical, financial and emotional wellbeing
  • Career development programs catered to reaching career goals
  • Flexibility to manage work and personal needs
  • Unconditional inclusion
  • Fulltime
Read More
Arrow Right

Software Development Kit and Application Specific Integrated Circuit Systems Software Engineer III

Designs, develops, troubleshoots and debugs software programs for software enhan...
Location
Location
United States , Roseville
Salary
Salary:
103400.00 - 237000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Computer Engineering, Computer Science, or equivalent
  • Typically, 4-6 years' experience
  • Extensive experience with multiple software systems design tools and languages: Real-time embedded OS, C, Rust, Go and Python
  • Experience to read the ASIC designs and understand them in detail
  • Experience working with Emulator and Simulator environments
  • Excellent analytical and problem-solving skills
  • Experience in overall architecture of software systems: Linux kernel drivers, Embedded Systems
  • Designing and integrating software systems running on multiple platform types into overall architecture
  • Evaluating forms and processes for software systems testing and methodology, including writing and execution of test plans, debugging, and testing scripts and tools
  • Excellent written and verbal communication skills
Job Responsibility
Job Responsibility
  • Designs enhancements, updates, and programming changes for portions and subsystems of systems software, including operating systems, compliers, networking, utilities, databases, and Internet-related tools
  • Analyzes design and determines coding, programming, and integration activities required based on general objectives and knowledge of overall architecture of product or solution
  • Writes and executes complete testing plans, protocols, and documentation for assigned portion of application
  • identifies and debugs, and creates solutions for issues with code and integration into application architecture
  • Leads a project team of other software systems engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for assigned systems portion or subsystem
  • Collaborates and communicates with management, internal, and outsourced development partners regarding software systems design status, project progress, and issue resolution
  • Represents the software systems engineering team for all phases of larger and more-complex development projects
  • Provides guidance and mentoring to less- experienced staff members
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Project Engineering Management, Architect

At Synopsys, we drive innovations that shape the way we live and connect. From s...
Location
Location
Canada , Nepean
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Engineering or Applied Science degree (or equivalent)
  • 10+ years’ experience in project management leadership and related fields
  • Expertise in managing customer expectations and project delivery
  • Proficiency in project management tools and methodologies
  • Experience in semiconductor, SOC, ASIC, or Mixed-Signal IP environments
  • Excellent communicator and collaborator
  • Strategic, decisive, and inclusive leader
  • Resilient and adaptable in dynamic environments
Job Responsibility
Job Responsibility
  • Lead and mentor project engineering managers to achieve project goals
  • Oversee and improve project management processes across product lines
  • Track portfolio performance and analyze outcomes
  • Identify risks and guide teams on mitigation strategies
  • Communicate project status to senior management and customers
  • Collaborate with engineering, sales, marketing, and support teams
Read More
Arrow Right

Project Engineering Management, Sr Staff Engineer

At Synopsys, we drive the innovations that shape the way we live and connect. Ou...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent communication skills, both oral and written, ability to summarize key points in succinct and objective way
  • A background in ASIC Design/Verification/Implementation - preferably digital
  • Excellent organizational and time-management skills, with the ability to manage multiple projects simultaneously
  • Proficiency in project management tools and software, MS Project preferred, PMP certification an advantage
  • Knowledge/experience of developing or using 3rd party IP - preferably digital
  • Proven experience in project management, with a track record of successfully leading semiconductor engineering projects, ideally in ASIC Design/verification
  • Bachelor's or master’s degree in engineering or a related field
  • Strong knowledge of engineering principles and practices
  • At least 6 years of experience
Job Responsibility
Job Responsibility
  • Collaborating with cross-functional teams to define project requirements, scope, and objectives
  • Developing detailed project plans, including timelines, resource allocation, and risk management strategies
  • Monitoring project progress and performance, identifying potential issues, and implementing corrective actions as needed
  • Communicating project status, updates, and milestones to stakeholders, ensuring transparency and alignment
  • Representing R&D on customer relationships, tracking execution to plan, aligning with senior leadership of team on mitigation and escalation management
  • Mentoring and guiding team members, fostering a collaborative and innovative work environment
What we offer
What we offer
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings
Read More
Arrow Right

Project Engineering Management, Sr Staff Engineer

As we extend our project management team for High-Performance Computing (HPC) de...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent communication skills, both oral and written, ability to summarize key points in succinct and objective way
  • A background in ASIC Design/Verification/Implementation - preferably digital
  • Excellent organizational and time-management skills, with the ability to manage multiple projects simultaneously
  • Proficiency in project management tools and software, MS Project preferred, PMP certification an advantage
  • Knowledge/experience of developing or using 3rd party IP - preferably digital
  • Proven experience in project management, with a track record of successfully leading semiconductor engineering projects, ideally in ASIC Design/verification
  • Bachelor's or master’s degree in engineering or a related field
  • Strong knowledge of engineering principles and practices
  • At least 6 years of experience
Job Responsibility
Job Responsibility
  • Collaborating with cross-functional teams to define project requirements, scope, and objectives
  • Developing detailed project plans, including timelines, resource allocation, and risk management strategies
  • Monitoring project progress and performance, identifying potential issues, and implementing corrective actions as needed
  • Communicating project status, updates, and milestones to stakeholders, ensuring transparency and alignment
  • Representing R&D on customer relationships, tracking execution to plan, aligning with senior leadership of team on mitigation and escalation management
  • Mentoring and guiding team members, fostering a collaborative and innovative work environment
What we offer
What we offer
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings
Read More
Arrow Right