CrawlJobs Logo

Packaging Engineer (Substrate Design and Layout)

sandisk.com Logo

Sandisk

Location Icon

Location:
Taiwan , Taichung

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

Not provided

Job Description:

Optimize die bonding pad, flip chip die plot, and substrate layout to streamline design complexity and reduce cost for ASIC and SiP packaging solutions, including SSD controllers, NAND BGA, uSD, SD, and USB products. Support the development and integration of advanced packaging technologies, with a focus on standalone ASIC, MCM FCBGA, and 2.5D. Emphasis is placed on interposer/substrate/board co-design, design rule definition, and cross-functional collaboration. Conduct substrate layout feasibility studies, die fitment analysis, and prepare comprehensive design documentation. Maintain and manage design libraries, and generate accurate bonding diagrams to support layout and assembly processes. Collaborate closely with hardware, assembly, and packaging engineering teams across multiple Sandisk sites to enable new product development and continuous substrate design improvement. Interface with assembly houses and substrate vendors to perform design reviews, ensure compliance with design rules, and support manufacturability.

Job Responsibility:

  • Optimize die bonding pad, flip chip die plot, and substrate layout to streamline design complexity and reduce cost for ASIC and SiP packaging solutions, including SSD controllers, NAND BGA, uSD, SD, and USB products
  • Support the development and integration of advanced packaging technologies, with a focus on standalone ASIC, MCM FCBGA, and 2.5D. Emphasis is placed on interposer/substrate/board co-design, design rule definition, and cross-functional collaboration
  • Conduct substrate layout feasibility studies, die fitment analysis, and prepare comprehensive design documentation
  • Maintain and manage design libraries, and generate accurate bonding diagrams to support layout and assembly processes
  • Collaborate closely with hardware, assembly, and packaging engineering teams across multiple Sandisk sites to enable new product development and continuous substrate design improvement
  • Interface with assembly houses and substrate vendors to perform design reviews, ensure compliance with design rules, and support manufacturability

Requirements:

  • Master’s or Bachelor’s degree in Materials Science, Electrical/Electronics Engineering, or other relevant engineering or science disciplines
  • Up to 2 years of design experience in semiconductor packaging, substrate design, or related fields
  • Familiarity with advanced packaging technologies such as FCBGA, MCM, or 2.5D designs is a plus
  • Strong foundation in design principles, materials, and electrical performance considerations
  • Ability to work collaboratively in cross-functional teams and communicate effectively across disciplines
  • Proficient in EDA tools, including Cadence SIP/Allegro, AutoCAD, CAM, and Valor for substrate and package design
  • Solid understanding of advanced packaging design and manufacturing processes, particularly for flip chip and substrate-based technologies
  • Strong communication and interpersonal skills to effectively collaborate across cross-functional and global teams
  • Familiar with substrate fabrication and manufacturing workflows, including design rule interpretation and vendor engagement

Nice to have:

Familiarity with advanced packaging technologies such as FCBGA, MCM, or 2.5D designs is a plus

Additional Information:

Job Posted:
February 18, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Packaging Engineer (Substrate Design and Layout)

Electrical Packaging Engineer

Lead the electrical packaging design of our next-generation optical communicatio...
Location
Location
United Kingdom , Oxford
Salary
Salary:
Not provided
saliencelabs.ai Logo
Salience Labs
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong background in electrical packaging for large-scale semiconductor devices, including substrate and interposer design
  • Experience with high bump-count, large-area chip packaging and associated manufacturing workflows
  • Proven ability to manage packaging deliverables, including supplier engagement and cross-functional coordination
  • Knowledge of mechanical stress, warpage, thermal management, and yield improvement techniques
  • Comfortable working hands-on with prototypes and in a lab environment
  • Excellent communication skills, able to convey technical requirements to internal teams and suppliers
Job Responsibility
Job Responsibility
  • Lead the definition, design, and execution of electrical packaging solutions for photonic-electronic modules
  • Collaborate with optical packaging, manufacturing and hardware teams to integrate mechanical, thermal, and electrical requirements
  • Specify and oversee interposer designs, substrate layouts, and attachment methodologies
  • Own packaging deliverables from concept to production, including supplier coordination, documentation, and verification
  • Define and execute test plans for thermal performance, mechanical stress, reliability, and compliance
  • Troubleshoot packaging challenges, develop mitigation strategies, and drive yield improvements
  • Work closely with manufacturing partners, both locally and overseas, to ensure manufacturability and cost efficiency
Read More
Arrow Right

Substrate IC Package Layout Design Engineer

As a Substrate IC Package Layout Design Engineer you will be responsible for the...
Location
Location
United States , San Jose
Salary
Salary:
150000.00 - 275000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
  • 10+ years of experience in IC substrate layout design for high-performance processors or accelerators
  • Extensive experience with large substrate packages (>50mm) and complex high-density layouts
  • Proven experience with high-power (700W+) package designs and robust power delivery networks
  • Expertise in high-speed signaling design (>50GHz) and mitigating signal integrity challenges (crosstalk, reflections, impedance mismatches)
  • Strong experience with CoWoS (Chip-on-Wafer-on-Substrate) interposer design and the impact of the substrate design to support CoWos
  • Advanced proficiency in Allegro Package Designer (including constraint management, routing, and design verification)
  • Deep understanding of SI/PI principles and how they apply to package-level design
  • Strong analytical skills and ability to work effectively in a fast-paced, cross-functional team environment
Job Responsibility
Job Responsibility
  • IC Substrate Layout Design: Lead the design and development of complex IC substrate layouts for high-power AI processors and accelerators
  • Design large (>50mm) and complex multi-layer substrate packages with high pin counts and dense routing requirements
  • Ensure robust power delivery designs capable of supporting >700W custom silicon solutions
  • High-Speed Signal Routing & Integrity: Develop high-speed signal routing solutions capable of supporting >50GHz signaling while minimizing signal integrity issues such as loss and crosstalk
  • Collaborate with SI/PI engineers to define signal integrity and power integrity requirements and implement solutions in substrate layout
  • Advanced Packaging & CoWoS Integration: Optimize CoWoS (Chip-on-Wafer-on-Substrate) interposer designs for thermal and electrical performance
  • Work closely with chip design, packaging, and manufacturing teams to ensure design feasibility and manufacturability
  • Design Validation & Verification: Perform DRC (Design Rule Check) and LVS (Layout vs. Schematic) verification for all substrate designs
  • Develop and maintain design documentation and guidelines for future substrate designs
  • Support design reviews and provide technical guidance to junior team members
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right

Packaging Engineer

The candidate is an experienced Package Layout or Silicon Physical Layout Engine...
Location
Location
Taiwan , Hsinchu
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Minimum 5 years’ experience in designing complex substrate design or Silicon Interposers
  • Very good understanding of Signal Integrity and power integrity principles
  • Knowledge of using CAD Layout tools such as Cadence SIP, APD, Synopsys 3DICC, First Encounter, ICC2 or other Packaging or Silicon Physical Layout Software
  • B.A. Sc. in Electrical Engineering, Computer Engineering, or Engineering Science
Job Responsibility
Job Responsibility
  • Codesign with Signal/Power Integrity and PCB design team to complete a substrate layout that will meet the design objectives for performance, cost and quality
  • Support substrate design for probe card substrate, test chips and test vehicles for technology development
  • Codesign with SOC team to complete Bump matrix and Interposer design for 3D,2.5D, COWOS and other advanced packaging technologies (Chiplet)
  • Contribute to the development and enhancements of processes and methodologies to improve design efficiency
  • Interact with Assembly houses and substrate vendors to achieve cost-efficient and high-quality design
  • Mentor Junior Colleagues to enhance layout practices
Read More
Arrow Right

Advanced Packaging Engineer - CoWoS

Piper Companies is looking for an Advanced Packaging Engineer - CoWoS to join a ...
Location
Location
United States , Saratoga
Salary
Salary:
180000.00 - 265000.00 USD / Year
pipercompanies.com Logo
Piper Companies
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience leading advanced packaging technology initiatives in the semiconductor industry
  • Must be eligible to work in the United States and obtain and maintain an Active U.S. Government Secret Clearance
  • Proven experience working with substrate vendors and OSATs to deliver high-performance packaging solutions
  • Deep understanding of CoWoS technology and system-level packaging integration
  • Expert in designing high-density organic substrates, including fine-pitch bump routing and complex layer stack-ups
  • Skilled in using design tools like Cadence Allegro APD and AutoCAD
  • Master's degree in Electrical Engineering, or related field required
Job Responsibility
Job Responsibility
  • Lead initiatives in advanced packaging technologies with a focus on system-level integration and manufacturability
  • Help design and layout high-density organic substrates for multi-die packages from concept to release
  • Be the go-to expert for bump mapping, escape routing, and layer stack-up strategies
  • Collaborate with cross-functional teams to align die floorplans with mechanical and system-level constraints
  • Collaborate with substrate vendors and OSATs (Outsourced Semiconductor Assembly and Test) to develop and implement packaging solutions
  • Drive the integration of CoWoS and other advanced packaging technologies into system designs
  • Support cross-functional teams in aligning packaging strategies with system performance and reliability goals
What we offer
What we offer
  • Medical, Dental, Vision, 401K, PTO, Sick Leave (if required by law), and Holidays
  • Fulltime
Read More
Arrow Right

Senior Engineer, Wire Bond Process Dev Engineering

Wire Bond Process Engineer is responsible for developing, optimizing, and sustai...
Location
Location
Malaysia , Batu Kawan
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min Bachelor or higher Engineering degree (Material/Mechanical/ Mechatronics/E&E, Physics & etc)
  • Possessed at least 2-4 years of working experience in wire bond development process
  • JMP/MiniTab /8D /Six Sigma/ SPC
Job Responsibility
Job Responsibility
  • Define process windows and establish recipe baselines for Wire Bond processes using JMP DOE
  • Perform effective root cause analysis (5 Whys, DMAIC, 8D) for Wire Bond defects, equipment issues, and yield losses
  • Work closely with cross‑site Package Development teams to understand package design rules and Wire Bond requirements (pad layout, bondability, material compatibility)
  • Ensure smooth transition from Development to NPI/Qualification, focusing on Wire Bond process readiness
  • Collaborate with manufacturing, equipment, and process development teams to optimize Wire Bond parameters, bonding programs, and equipment capability
  • Prepare and maintain SOP, WI, FMEA, OCAP, and Control Plan related to Wire Bond processes
  • Ensure effective handover of Wire Bond processes to production for new device/product introduction
  • Handle new material/component first article inspection (e.g., wire type, capillary, leadframe, substrate bondability)
  • Drive continuous improvement in Wire Bond cost, UPH, yield, and material efficiency
  • Maintain strong process control to meet Wire Bond yield, throughput, and quality targets
  • Fulltime
Read More
Arrow Right

Senior Signal Delivery Engineer

We are seeking a Senior Signal Delivery Engineer to join the Teradyne Innovation...
Location
Location
United States , North Reading
Salary
Salary:
166300.00 - 266100.00 USD / Year
teradyne.com Logo
Teradyne
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering or related field
  • Minimum 7 years of experience in signal integrity or high-speed hardware design
  • Proven experience with signal delivery in advanced semiconductor systems
  • Strong working knowledge interconnect standards
  • Experience working with microbump technology and its impact on signal integrity
  • Familiarity with fine pitch probing techniques and associated challenges
  • Proficiency in simulation tools such as Ansys HFSS, SIwave, ADS, or equivalent
  • Experience with PCB layout tools and design for signal integrity
  • Familiarity with lab equipment for signal validation (oscilloscopes, TDR, VNA)
  • Strong analytical and problem-solving skills
Job Responsibility
Job Responsibility
  • Lead the design and analysis of high-speed signal delivery systems supporting high speed industry data interfaces such as PCIe, UCIe, etc.
  • Develop simulation models and perform signal integrity analysis to ensure robust performance across various operating conditions
  • Collaborate with cross-functional teams including packaging, PCB layout, and silicon design to optimize signal paths and microbump connections
  • Build and validate prototypes to test signal delivery performance and compliance of system probe card interfaces including microbump and fine pitch probing specifications
  • Support product development from concept through production, ensuring signal integrity and reliability
  • Ensure compliance with industry standards and internal quality metrics
  • Drive PCB design efforts involving very large panels, high layer count sequential builds, and fine pitch sequential lamination
  • Lead development of ultra-fine pitch MLO (Multi-Layer Organic) substrates with embedded active and passive components
  • Coordinate and manage cross-site, global engineering teams to ensure alignment and execution across time zones
  • Provide clear, data-driven risk assessments and mitigation strategies to management and stakeholders
What we offer
What we offer
  • Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more
  • This job is eligible for discretionary bonus(es) based on financial performance
  • Fulltime
Read More
Arrow Right

Senior CAD Architect

The role of Senior CAD Architect focuses on driving automation and efficiency ac...
Location
Location
India , Bangalore; Coimbatore
Salary
Salary:
Not provided
solitontech.com Logo
Soliton
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 12+ years of experience in CAD/EDA development and support for analog, RF, and mixed-signal IC design
  • Expert-level proficiency in physical verification tools such as Calibre (DRC/LVS/PEX) and/or ICV/Pegasus, with strong hands-on skills in Virtuoso, SKILL, and OpenAccess
  • Proven experience in developing, maintaining, and owning PDKs and verification runsets for foundry sign-off across multiple process nodes and technologies
  • Solid understanding of EM simulation tools such as EMX, Momentum, and HFSS, including their integration into design and sign-off flows
  • Demonstrated success in delivering scalable, maintainable, and production-grade EDA automation frameworks that enhance design productivity and reliability
Job Responsibility
Job Responsibility
  • Architect, implement, and maintain comprehensive EDA workflows covering schematic capture, simulation automation (Virtuoso, Spectre/APS/SpectreRF, AMS Designer), and design verification
  • Develop and manage physical verification flows, including DRC, LVS, ERC, Antenna, and PEX, using industry-standard tools such as Calibre, ICV, and Pegasus
  • Automate and validate packaging interface workflows and data handoff processes to ensure seamless integration throughout the design lifecycle
  • Establish and maintain lab-to-simulation correlation pipelines to enable accurate post-silicon validation and performance matching
  • Customize and maintain foundry PDKs, multi-technology rule decks, and verification runsets across GaAs, SiGe, CMOS, BAW, and SAW process technologies
  • Implement domain-specific layout checks, including - RF: Symmetry, shielding, and path-length matching and Analog: Device matching, ratio checks, guard ring, and substrate tie rules
  • Integrate EM-aware parasitic extraction methodologies for GHz-class and precision analog designs to enhance simulation accuracy and design robustness
  • Automate simulation processes such as corner, Monte Carlo, noise, and linearity analyses to improve coverage, speed, and design quality
  • Develop dashboards and reporting tools to track sign-off status, verification coverage, and key performance indicators (KPIs)
  • Mentor and guide engineers in SKILL, Tcl, Python, and CAD methodologies to build strong in-house automation capabilities
What we offer
What we offer
  • Solitons choose their work hours as long as they take into account the requirements of the job
  • We take special care to support mothers to excel at work while they handle their responsibilities at home
  • Starting from your second year with us, you’ll be eligible to receive a share of the company’s profits
  • Health insurance for employees and families, gym and cycle allowance
  • We believe work flexibility is a huge factor to ensure you have the time you need to spend on your health
Read More
Arrow Right
New

Fiber Splicer

Our operating unit provides telecom construction services and we are looking for...
Location
Location
United States , Northglenn
Salary
Salary:
24.00 - 36.00 USD / Hour
southeastutilitiesofgeorgia.com Logo
Southeast Utilities of Georgia LLC
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • A positive can-do attitude and openness to trying things new ways
  • GRIT values – Guts, Reliability, Innovation, and Teamwork
  • Must be able to pass a pre-employment drug screen and background check
  • Possess a valid driver’s license
  • Able to work both individually and in a team environment
  • Able to communicate professionally
  • Able to lift and/or pull up to 80 pounds several times a day
  • Must be able to use hand tools such as screw drivers, pliers, drills, and wrenches
  • Have a high school diploma or equivalent
  • Minimum of 5 years' experience in fiber optic splicing
Job Responsibility
Job Responsibility
  • Read and interpret work orders, specifications, engineering drawings and/or cut sheets to determine work to be done in sequence of task
  • Repair or splice in new line as needed to complete the testing and certification of the project
  • Install all passive and active devices, enclosures, and term panels
  • Test fiber optic lines for balanced signal between points-continuity
  • Pull fiber optic through existing duct package, pull cable through conduit either manually, blowing, or mechanically, and splice and activate underground and aerial lines
  • Optimize new Nodes and splice in node splits to reduce capacity
  • Utilize light meters and OTDR accurately
  • Learn how to safely utilize bucket trucks or climb utility poles to place cables on poles per system design
  • Close a project by completing production sheets, verifying proper levels after activation, adjust and troubleshoot, as necessary
  • Ensure that all work considers the safety of the customer, public and compliance with all governmental orders
What we offer
What we offer
  • Medical, Dental & Vision Benefits
  • 401(k) Program with a 4% company match
  • Free Wellness Resources & Marketplace Discounts
  • Paid Maternity & Parental Leave
  • Paid Basic Life Insurance & Voluntary Options
  • Fulltime
Read More
Arrow Right