CrawlJobs Logo

Lead RTL Design Engineer

cerebras.net Logo

Cerebras Systems

Location Icon

Location:
United States , Sunnyvale

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

175000.00 - 275000.00 USD / Year

Job Description:

As a lead front-end design engineer, you will be a key part of the world-class team designing and developing the next generations of the Cerebras Wafer Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high-performance, power-efficient, and scalable solutions. The role also requires close collaboration and management of external ASIC vendor. You will collaborate closely with the design verification, physical design, software and system teams to bring innovative semiconductor architectures from concept to production, addressing the unique challenges of building WSE systems.

Job Responsibility:

  • Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis
  • Managing external ASIC vendor through product development cycle
  • Work closely with PD team members for design closure to meet PPA goals
  • Work closely with Design verification and DFT teams for achieving the best functional and test coverage
  • Work with software and system teams to understand opportunities to deliver optimal performance and feature set for the product
  • Debug silicon-level functional, timing, and power issues during bring up

Requirements:

  • Master’s degree in Computer Science, Electrical Engineering, or equivalent
  • 8-15 years of experience in delivering complex, high performance high quality RTL designs
  • Experience with Front End Chip integration and third-party IP integration
  • Demonstrated experience in networking, high-performance computing, machine learning or related fields
  • Proven track record of multiple silicon success
  • Experience collaborating and managing external vendors
  • Experience with designing/integrating high speed IO
  • Networking stack experience including TCP/IP, RDMA and Ethernet
  • Knowledge of PCIe, CPU interfaces and Serdes technology
  • Working knowledge of scripting tools : Python, TCL

Nice to have:

Experience with FPGA development toolchain, including Place and Route, Floor planning and Timing Analysis is a plus

What we offer:
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Our simple, non-corporate work culture that respects individual beliefs

Additional Information:

Job Posted:
February 17, 2026

Employment Type:
Fulltime
Work Type:
Hybrid work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Lead RTL Design Engineer

RTL Design Engineer

Our client is a game-changer start-up that is designing and building the simulat...
Location
Location
United States , San Francisco
Salary
Salary:
180000.00 - 250000.00 USD / Year
80twenty.com Logo
80Twenty
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years in RTL design or DV
  • Strong background in verification methodologies (UVM, SystemVerilog, testbench development)
  • Experience with synthesis, timing analysis, and debugging tools
  • Familiarity with industry-standard EDA tools (Synopsys, Cadence, Mentor Graphics)
  • Strong communication skills for cross-functional collaboration for researchers who are not hardware experts
Job Responsibility
Job Responsibility
  • Lead the building of the hardest technical challenges in hardware design: Design challenges across RTL generation, verification, debugging, timing closure, specification alignment
  • Create RTL design and verification problems that mirror industry complexity and build realistic RTL codebases
  • QA environments and manage overseas hardware teams
  • Work directly with lab AI researchers to understand agent capabilities and training requirements
  • Have direct input on which hardware workflows we tackle next. You will decide which design or verification tasks are the highest-value targets for AI automation
What we offer
What we offer
  • Paid relocation and sponsorship
  • Generous equity compensation
  • Fulltime
Read More
Arrow Right

ASIC RTL Design Engineer

Are you ready to push the boundaries of what's possible in technology? Join the ...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 14-18 years of experience
  • Proven experience in ASIC RTL design, with a strong grasp of Verilog/System Verilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Prior knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must
  • Proficiency in scripting languages (e.g., Python, TCL) for automation
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Strong problem-solving skills and the ability to thrive in a dynamic environment
  • Excellent communication and teamwork abilities
Job Responsibility
Job Responsibility
  • Innovate, implement, and verify RTL code for complex ASICs
  • Own SoC subsystems related to CPU complex, DDR, Host, Flash, Debug, Clocks, resets, Power domains etc. for top of the line flash controllers
  • Ensure robust design methodologies including Lint, CDC, RDC, CLP and FC-Elab
  • Utilize advanced AI-driven tools, including GitHub Copilot, to streamline the design process
  • Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution
  • Lead design reviews and provide mentorship to junior engineers
  • Work along side with the SoC Managers and SoC Leads to deliver best-in-class solution
  • Stay abreast of the latest industry trends and emerging technologies in AI and ASIC design
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right

RTL Design Engineer

Our client is a game-changer start-up that is designing and building the simulat...
Location
Location
United States , San Francisco
Salary
Salary:
180000.00 - 250000.00 USD / Year
80twenty.com Logo
80Twenty
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 5+ years in RTL design or DV
  • Strong background in verification methodologies (UVM, SystemVerilog, testbench development)
  • Experience with synthesis, timing analysis, and debugging tools
  • Familiarity with industry-standard EDA tools (Synopsys, Cadence, Mentor Graphics)
  • Strong communication skills for cross-functional collaboration for researchers who are not hardware experts
Job Responsibility
Job Responsibility
  • Lead the building of the hardest technical challenges in hardware design: Design challenges across RTL generation, verification, debugging, timing closure, specification alignment
  • Create RTL design and verification problems that mirror industry complexity and build realistic RTL codebases
  • QA environments and manage overseas hardware teams
  • Work directly with lab AI researchers to understand agent capabilities and training requirements
  • Have direct input on which hardware workflows we tackle next. You will decide which design or verification tasks are the highest-value targets for AI automation
What we offer
What we offer
  • Paid relocation and sponsorship
  • Generous equity compensation
  • Fulltime
Read More
Arrow Right

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

SOC Design Engineering Manager

This position is for a SoC design Manager - ARM Core and other IP based SOC bloc...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proven leadership experience managing distributed engineering teams
  • Strong mentoring and coaching skills
  • Hands-on experience in SoC design from a contemporary product company
  • 16 + years of experience in RTL Design and Integration
  • Expertise in performance optimization (client, server, system, or embedded)
  • Solid background in system and software engineering
  • Excellent communication skills
  • Strong analytical and problem-solving abilities
  • Self-motivated and proactive in driving initiatives
  • Bachelor’s or Master’s degree in Computer Engineering or Electrical Engineering
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team designing Processor (ARM, RISC-V) subsystems for AMD/AECG SoCs
  • Drive end-to-end SoC design and delivery from concept to production
  • Build and nurture a talented team, fostering growth and technical excellence
  • Ensure timely delivery of projects while meeting quality standards
  • Collaborate with cross-functional leaders to achieve organizational goals
  • Provide strong technical and managerial support to internal and external stakeholders
Read More
Arrow Right

ASIC Design Engineer

Join our dynamic ASIC design team at HPE Aruba Networking, where we’re building ...
Location
Location
United States , Roseville
Salary
Salary:
130500.00 - 300000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or equivalent
  • 6–10 years of experience in VLSI design, verification, or implementation
  • Deep understanding of digital logic, computer architecture, and VLSI fundamentals
  • Proficiency in RTL design (Verilog/SystemVerilog), scripting (Python/TCL), and EDA tools (Synopsys, Cadence, etc.)
  • Strong analytical and problem-solving skills
  • Excellent verbal and written communication skills
  • Experience working in cross-functional or global teams
Job Responsibility
Job Responsibility
  • Lead project teams of internal and outsourced engineers through all stages of VLSI design—from architecture and RTL to validation and physical implementation
  • Drive architecture and logic design decisions, ensuring alignment with performance, power, and area goals
  • Review and evaluate designs for compliance with internal standards and industry best practices
  • Collaborate across functions to integrate VLSI components into broader system platforms
  • Provide technical leadership and mentorship to junior engineers
  • Champion innovation by integrating new technologies and methodologies into our design flows
  • Contribute to the selection and development of future technical leaders
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right

Microprocessor VLSI Physical Design Engineer

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
United States , Fort Collins
Salary
Salary:
139360.00 - 209040.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS/MS in EE, CS, CSE (or similar), plus 8+ years hardware design experience
  • Hands-on experience in high-speed VLSI design
  • Excellent understanding of computer architecture, hardware concepts & design tradeoffs required
  • Knowledge of Chip Level Floor planning, Bus / Pin Planning, Clock Tree Synthesis, Placement, Optimization, Routing, Parasitic Extraction, Static Timing Analysis, IR drop analysis, electromigration, Physical Verification and Sign Off
  • Comprehend complex Verilog RTL and make minor modifications for timing or power
  • Knowledge of digital circuits, high speed flops, synchronizers, level shifters, and SRAM
  • Familiar with programing languages such as Perl, C, tcl, etc.
Job Responsibility
Job Responsibility
  • Technical lead for high-speed VLSI design in deep sub-micron processes
  • Work closely with RTL and physical designers across multiple sites to optimize power, performance, area, and schedule
  • Solve design and tool problems requiring ground-breaking approaches and champion innovation across the organization
  • Create technical presentations for peers and management
  • Guide and mentor junior engineers.
  • Fulltime
Read More
Arrow Right