This list contains only the countries for which job offers have been published in the selected language (e.g., in the French version, only job offers written in French are displayed, and in the English version, only those in English).
Electrical Engineer Camden New Jersey- look for Nearby candidates W2 Candidates Perform SI/PI analysis for PCB designs • Leverage prior experience in digital circuitry design and signal integrity analysis methods to analyze digital CCAs using analysis tools such as HyperLynx, HFSS, Si Designer and SiWave • Generate guidelines for layout and stack-up to ensure compliance with timing and signal quality specs • Minimize power rail noise, voltage droop, and power plane resonance • Ensure power stability across frequency ranges • Optimize PWB interconnects to support the high speed demands of DDR4, LPDDR4, and DDR5 memory technologies. • Modeling SERDES speeds of up to 25 Gbps • Conduct power integrity analysis, including decoupling capacitor optimization • Actively participate in peer and formal design reviews, evaluating root cause signal/power issues • Validate and debug designs in the lab as required • Work closely with layout engineers, applying knowledge of PCB stack-up and high-speed layout constraints • Generate technical documentation and reports with SI/PI findings and recommendations
Requirements:
Perform SI/PI analysis for PCB designs
Leverage prior experience in digital circuitry design and signal integrity analysis methods to analyze digital CCAs using analysis tools such as HyperLynx, HFSS, Si Designer and SiWave
Generate guidelines for layout and stack-up to ensure compliance with timing and signal quality specs
Minimize power rail noise, voltage droop, and power plane resonance
Ensure power stability across frequency ranges
Optimize PWB interconnects to support the high speed demands of DDR4, LPDDR4, and DDR5 memory technologies
Modeling SERDES speeds of up to 25 Gbps
Conduct power integrity analysis, including decoupling capacitor optimization
Actively participate in peer and formal design reviews, evaluating root cause signal/power issues
Validate and debug designs in the lab as required
Work closely with layout engineers, applying knowledge of PCB stack-up and high-speed layout constraints
Generate technical documentation and reports with SI/PI findings and recommendations