CrawlJobs Logo

Digital Design Engineer

meta.com Logo

Meta

Location Icon

Location:
United States , Austin

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

207335.00 - 234520.00 USD / Year

Job Description:

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology.

Job Responsibility:

  • Design and develop state-of-the-art SoC’s, and digital logic IC’s to drive virtual and augmented reality systems
  • Contribute to the development of efficient micro-Architectures and ASIC digital micro-Architecture, design and verification
  • Understand in-house IPs their integration, connection, and verification
  • Drive top-level micro-Architecture definition and develop necessary RTL
  • Drive chip-level integration, verification plan development and verification
  • Supervise RTL-to-GDS flow and assist with synthesis and timing closure
  • Support the test program development, chip validation and chip life until production maturity
  • Work with FPGA engineers to perform early prototyping
  • Support hand-off and integration of blocks into larger SOC environments
  • Assist with algorithm analysis, verification and improvement

Requirements:

  • Master’s degree (or foreign degree equivalent) in Computer Engineering, Computer Science, Electrical Engineering, or related field
  • Three years of work experience in job offered or in a digital design or design engineer-related occupation
  • Three years of experience in RTL coding and Logic simulation
  • Three years of experience in Digital design, micro architecture, or VLSI structural design
  • Three years of experience in SystemVerilog or Verilog Hardware description languages
  • Three years of experience in Python, Perl, or similar scripting language
  • Three years of experience in ASIC Design Methodology
  • Three years of experience in Low power design techniques such as clock gating, power gating, memory retention or power-down power states
  • Three years of experience in Digital waveform analysis and C-model based verification of digital circuits
What we offer:
  • bonus
  • equity
  • benefits

Additional Information:

Job Posted:
February 16, 2026

Employment Type:
Fulltime
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for Digital Design Engineer

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Senior/Principal ASIC Digital Design Engineer

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
  • A willingness to roll up one’s sleeves to get the job done
Job Responsibility
Job Responsibility
  • Collaborate with team leaders to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Asic digital design engineer

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Ability to get a security clearance
  • Solid technical understanding of FPGA or ASIC product development
  • Experience with SystemVerilog, VHDL, and Test-Driven Development principles
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
  • A willingness to roll up one’s sleeves to get the job done
Job Responsibility
Job Responsibility
  • Collaborate with team leaders to explore and clearly identify real problems and solutions
  • Refine and improve the microarchitecture of Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Use high-quality design methods and processes to achieve excellent results
  • Work with other top-notch ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Hardware Design Engineer

This is an onsite role for a Hardware Design Engineer at Hewlett Packard Enterpr...
Location
Location
Singapore , Central Singapore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electronic Engineering or related fields
  • Minimum 5 years of experience in systems design (integrated electrical circuits, designing complex circuit like servers, cellphone etc.)
  • Strong knowledge and technical understanding of both digital and analog circuit design
  • Good knowledge and keen interest in high-speed design, signal integrity issues and power distribution techniques
  • Hands-on experience in measuring and characterizing high-speed digital signals or a solid mindset to learn
  • Board design experience with Cadence CAD design tools like Orcad, Allegro
Job Responsibility
Job Responsibility
  • Designing and validating next-generation hardware for high-end LAN EDGE products
  • Collaborate with a multi-sited product development team to integrate deliverables toward the release of new products into production
  • Innovatively solve issues, drive completion of the project to schedule, and collaboratively network with other technical contributors
  • Owning all aspects of the assigned areas, including feasibility study, design, verification and debugging
What we offer
What we offer
  • Health & Wellbeing programs
  • Personal & Professional Development programs
  • Inclusive environment to support individual uniqueness
  • Fulltime
Read More
Arrow Right

Hardware Design Engineering Intern

This is an electrical engineering internship position for Summer 2025 in the ser...
Location
Location
United States , Spring
Salary
Salary:
35.00 - 40.25 USD / Hour
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Currently pursuing a Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field
  • Completed Sophomore level coursework
  • Familiarity with programming languages or technical tools relevant to the role
  • Must have taken Digital Design oriented classes
  • Strong communication skills
  • Fluency in English (written and verbal)
  • Self-motivated, responsible individual
  • Ability to work independently as well as on a project team
  • Knowledge of Microsoft Office software
  • A collaborative, solution-focused mindset and overall sense of urgency.
Job Responsibility
Job Responsibility
  • Participate in server hardware design and development
  • Identify and resolve electrical design problems using a multitude of test tools
  • Develop and use hardware and software to test products and features
  • Handle product sustaining issues and escalated customer problems
  • Help software teams define and debug BIOS, drivers, and configuration software
  • Design printed circuit boards utilizing high speed digital design skills.
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion.
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right

Senior Hardware Design Engineer

We’re looking for a Senior Hardware Design Engineer to lead the design, developm...
Location
Location
United Kingdom , Colchester
Salary
Salary:
55000.00 - 70000.00 GBP / Year
cooperlomaz.co.uk Logo
Cooper Lomaz
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Degree (Bachelor’s or Master’s) in Electronic Engineering, or equivalent industry experience
  • Strong background in hardware design and development
  • Skilled in schematic capture and PCB design using Altium Designer
  • Experience in the test and measurement industry (preferred)
  • High-speed digital design, RF, power management, and EMI/EMC
  • Confident debugging using standard lab equipment
  • Experience working in cross-disciplinary engineering teams
  • Knowledge of FPGA design (VHDL/Verilog) or microcontroller systems
  • Understanding of embedded software principles
Job Responsibility
Job Responsibility
  • Work with product teams to define technical requirements and design specifications
  • Lead the design and development of digital, analogue, and RF hardware
  • Create detailed schematics and PCB layouts using Altium Designer
  • Select components, run simulations, and perform technical analysis to ensure strong performance
  • Develop and carry out test plans for prototypes and final products
  • Debug, validate, and verify hardware using lab equipment such as oscilloscopes, logic analysers, and spectrum analysers
  • Collaborate closely with software, mechanical, test, NPI, and manufacturing teams
  • Manage large hardware development projects through the full lifecycle-from concept to end-of-life
  • Mentor junior engineers and support their technical development
  • Produce and maintain clear technical documentation
  • Fulltime
Read More
Arrow Right

Manager Silicon Design Engineering

AMD seeks a passionate, collaborative leader with strong technical skills and th...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10 to 15 years of experience in digital ASIC/SOC design verification
  • 4 to 5 years manager experiences on ASIC/SOC design and verification
  • Experience working with a distributed team
  • Strong mentoring and coaching skills
  • Proven experience managing and leading engineering teams
  • Prior experience in optimizing performance (client, server, system, or embedded)
  • Strong system and software engineering background
  • Strong communications skills
  • Strong analytic and problem-solving skills
  • Must be a self-starter and self-motivated
Job Responsibility
Job Responsibility
  • Lead a high-performance engineering team
  • Form a team and nurture talents
  • Lead team, meet schedule commitments and provide strong support to various SoC
  • Collaborate with multi-functional leaders to drive AMD's success
Read More
Arrow Right