CrawlJobs Logo

ASIC Lead

block.xyz Logo

Block

Location Icon

Location:
United States , Bay Area

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

368500.00 - 552700.00 USD / Year

Job Description:

Proto is accelerating the world's transition to an open economy with products that increase access and independence for everyone. We're building Bitkey, a simple and safe self-custody bitcoin wallet that will put customers in control, as well as hardware and software that will help decentralize bitcoin mining and enable new and innovative use cases for bitcoin mining. Within Proto, our Bitcoin Products team delivers the product and go-to-market strategy, software, firmware, and custom silicon needed to make Bitkey and our ambitious mining initiatives a reality. As the ASIC Lead, you'll lead a talented team focused on development of a core component of our mining products: the custom silicon that powers both the mining rigs we're building as well as customer-developed systems for new mining applications.

Job Responsibility:

  • Build, grow, and develop the best mining silicon team in the world
  • Lead the end-to-end development process of high-performance mining ASICs, from defining architecture to custom physical design to verification and post-tapeout productionization
  • Identify, understand, and apply new technologies to deliver performance not previously seen in the mining industry
  • Work with the hardware system team to co-design our chip and system for maximum overall performance, including not just power and area efficiency but also best-in-class uptime and reliability
  • Collaborate with the hardware operations team to deliver effectively and predictably at scale, including fostering relationships with key partners to ensure access to key technologies and capacity
  • Cultivate strong, trusting relationship with 3rd party IP and EDA vendors, engineering service providers, OSATs and fabrication houses
  • Communicate clearly, directly, and with empathy at all levels of the organization

Requirements:

  • 15+ years of experience in silicon development from concept to mass production
  • Demonstrated success in leading and managing teams of at least tens of engineers to repeatedly ship custom silicon in high volume
  • Experience working in a small company and/or early stage initiative
  • Experience with advanced technology nodes (at least 3nm)
  • A deep appreciation for technical excellence in your and your team's work
  • An inspiring and contagious sense of urgency in your work and leadership

Nice to have:

Having led geographically-dispersed teams across multiple time zones is a plus

What we offer:
  • Remote work
  • medical insurance
  • flexible time off
  • retirement savings plans
  • modern family planning

Additional Information:

Job Posted:
January 05, 2026

Employment Type:
Fulltime
Work Type:
Remote work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Lead

ASIC Digital Design Engineering Lead

Idaho Scientific designs and deploys secure system solutions through novel CPU d...
Location
Location
United States , Boise; Salt Lake City
Salary
Salary:
Not provided
idahoscientific.com Logo
Idaho Scientific
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • US Citizenship (no exceptions)
  • Proven work experience designing and fabricating an ASIC (no exceptions)
  • Ability to get a security clearance
  • Solid technical background with at least 5 years of experience in FPGA or ASIC product development
  • Team leadership experience
  • Ability to communicate clearly in person and in written documentation
  • Degree in Computer Engineering, Computer Science, Electrical Engineering or related field
  • In-depth knowledge and experience with digital architectures and design methods such as RTL coding, synthesis, place-and-route, timing closure, constrained-random and formal verification
  • Strong analytical and problem solving skills
  • Extreme attention to detail
Job Responsibility
Job Responsibility
  • Lead a team of digital design engineers to create a security system on a chip
  • Collaborate with team members and across teams to explore and clearly identify real problems and solutions
  • Develop and define the microarchitecture of new Idaho Scientific IP to optimize performance, I/O, power consumption, area utilization, recurring cost and security functions
  • Implement and simulate IP blocks in RTL using SystemVerilog, VHDL, and other languages
  • Integrate complex systems that instantiate both Idaho Scientific and third party IP
  • Contribute to all aspects of design success from specification to production
  • Apply our state-of-the-art IP to ASIC and FPGA products in the real world
  • Define and improve high-quality design methods and processes
  • Mentor and guide other ASIC design engineers
What we offer
What we offer
  • Competitive Pay
  • Flexible Work Schedule
  • Health Benefits and Insurance
  • Retirement fund contributions
  • Profit Sharing
  • Generous Paid Time Off Policy
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right

Lead IP/SOC Verification

In this high-profile role, the Lead IP/SOC Verification will be the overall desi...
Location
Location
United States , Folsom
Salary
Salary:
171200.00 - 256800.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Experience focused on IP and/or SOC verification with successful completion of multiple ASICs that are in production
  • Requires proven track record in technical leadership. This includes planning, execution, tracking, verification closure, and delivery to programs
  • Requires strong experience with development of UVM, SystemVerilog, C/C++ and Scripting Languages
  • Requires strong understanding of state of the art of verification techniques, including assertion and metric-driven verification
  • Good understanding of code and functional coverage, ability to influence coverage improvement with design and verification teams
  • Good understanding of requirements management, documentation management, and defect management
  • Ability to grasp concepts during discussions and turn minutes into action items
  • Able to communicate concepts and processes with stakeholders
  • Analytical, self-motivated, organized, detailed-oriented and results-oriented
  • Excellent interpersonal skills including the ability to work well with multiple people and teams, ability to communicate progress to team members on a regular basis
Job Responsibility
Job Responsibility
  • Closely work with designers and architect to come up with features, verification and execution plans
  • Own and lead verification quality for GFXIP projects
  • Engage with IP and SOC teams to drive closure to verification strategy
  • Working with architects and verification leads and driving quality test plan specifications
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the complex features and impact to System level/SOC environment
  • Developing verification strategy, infrastructure and needed improvements
  • Driving Pre and post Si verification closure to meet schedule with quality
  • Leading Post Si verification activities to drive triage with FW, SW, IP, SOC and various teams. Plug holes appropriately to improve quality of the IP
  • Working with each domain (sub-system) lead and guide them to get better quality and verification outcome
  • Automating workflows in a distributed compute environment
  • Fulltime
Read More
Arrow Right

ASIC Engineer Staff

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • MSEE or BSEE is required
  • At least 5 years of ASIC Verification Experience
  • ASIC Verification using SystemVerilog
  • Experience in constrained-random verification
  • Experience with verification methodology like OVM/VMM/UVM
  • Perl/Tcl scripting
  • Experience verifying networking protocols such as Ethernet
  • Strong problem solving and ASIC debugging skills
Job Responsibility
Job Responsibility
  • Provide technical expertise and lead project teams of Electronic and VLSI engineers
  • Review and evaluate designs for compliance with VLSI technology guidelines
  • Provide VLSI-specific expertise to cross-organization projects
  • Provide leadership to project teams of VLSI engineers
  • Provide guidance and mentoring to less experienced staff
  • Drive VLSI innovation and integration of new technologies
  • Architect and develop block level verification environments using System Verilog and UVM methodology
  • Define, architect, code, and deliver verification suites/tests for ASICs
  • Verify large ASIC blocks independently and sign off for tape-out
  • Work closely with logic designers to resolve bugs and software developers
What we offer
What we offer
  • Health & Wellbeing benefits
  • Personal & Professional Development programs
  • Unconditional Inclusion environment
  • Comprehensive suite of benefits supporting physical, financial and emotional wellbeing
  • Fulltime
Read More
Arrow Right

Asic Verification Lead

Eviden is searching for a Asic Verification Lead to join our dynamic team.
Location
Location
Spain , Madrid or Barcelona
Salary
Salary:
Not provided
eviden.com Logo
Eviden
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 8+ years experience
  • Bachelor's Degree (BE / BTech) or Master's Degree (ME / MTech)
  • Integrating ASIC functional verification team
  • Experience with ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance ('big data' and 'exascale') servers
  • Using 'Constraint-Random, Coverage Driven' functional verification methodologies underlying UVM verification framework to ensure full and effective verification of complex ASIC
  • Participated in the successful verification of a complex SoC or ASIC
  • Mastering UVM or equivalent verification methodology
Job Responsibility
Job Responsibility
  • Acquire knowledge of the architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design teams
  • Participate in defining overall verification strategies and methodologies, and the required simulation environments. Develop, maintain and publish verification specifications
  • Write and perform closely test plans with the logical design team
  • Develop coverage models and verification environments using UVM-SystemVerilog / C ++
  • Monitor, analyze and debug simulation errors
  • Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time
  • Submit recommendations on tools and methodologies to develop to improve productivity
  • Mentor junior engineers on how to produce a maintainable and reusable code across projects
Read More
Arrow Right

ASIC Verification - Team Lead

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Santa Clara
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Experience working with large verification projects, including cluster/subsystem and fullchip environments
  • Ability to lead large scale verification execution, driving multiple senior level verification engineers across geographic regions towards project completion
  • Develop comprehensive pre-silicon verification test plans based on design specifications and performance requirements
  • Create and maintain UVM/SystemVerilog-based testbenches for block-level, cluster-level, fullchip and emulation verification
  • Comfortable and experienced with AI based tools to accelerate productivity
Job Responsibility
Job Responsibility
  • Pre-Silicon Verification
  • Improves verification efficiency through new and updated methodologies or tools
  • Defines verification strategies and test plans
  • Owns verification of complex flows at the system on chip (SoC), subsystem (SS), or intellectual property (IP) levels
  • Drives the development of verification environments, runs, and debugs simulations to drive quality
  • Influences the product life cycle from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff
  • Leads application of random-stimulus, coverage, formal verification, or other verification techniques to find bugs and meet test plan goals
  • Performance
  • Works collaboratively with various teams to define performance modeling requirements and ensure technology development planning meets needs
  • Determines type of performance model needed and appropriate model fidelity
  • Fulltime
Read More
Arrow Right

Technologist, ASIC Development Engineering (Design Lead - High-speed IO)

Will be part of team responsible for IO and high speed interface solutions for n...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
  • Working experience (10+ years) in IO including 3-5 years as project leaders
  • Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
  • Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis
  • Should be experienced in high speed design architectures such as SERDES, Equalization schemes
  • Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
  • Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
  • Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage
  • Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
  • Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage
Job Responsibility
Job Responsibility
  • Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes
  • Will architect IO and high speed interface solutions for SanDisk ASIC controllers
  • Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization
  • Provide good technical leadership in problem solving, planning and mentoring junior engineers
  • Propose innovative design solutions and design methodologies
  • Help in building a team and developing processes
  • Fulltime
Read More
Arrow Right

Project Engineering Management, Sr Staff Engineer

As we extend our project management team for High-Performance Computing (HPC) de...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent communication skills, both oral and written, ability to summarize key points in succinct and objective way
  • A background in ASIC Design/Verification/Implementation - preferably digital
  • Excellent organizational and time-management skills, with the ability to manage multiple projects simultaneously
  • Proficiency in project management tools and software, MS Project preferred, PMP certification an advantage
  • Knowledge/experience of developing or using 3rd party IP - preferably digital
  • Proven experience in project management, with a track record of successfully leading semiconductor engineering projects, ideally in ASIC Design/verification
  • Bachelor's or master’s degree in engineering or a related field
  • Strong knowledge of engineering principles and practices
  • At least 6 years of experience
Job Responsibility
Job Responsibility
  • Collaborating with cross-functional teams to define project requirements, scope, and objectives
  • Developing detailed project plans, including timelines, resource allocation, and risk management strategies
  • Monitoring project progress and performance, identifying potential issues, and implementing corrective actions as needed
  • Communicating project status, updates, and milestones to stakeholders, ensuring transparency and alignment
  • Representing R&D on customer relationships, tracking execution to plan, aligning with senior leadership of team on mitigation and escalation management
  • Mentoring and guiding team members, fostering a collaborative and innovative work environment
What we offer
What we offer
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings
Read More
Arrow Right