CrawlJobs Logo

ASIC Digital Design, Sr Engineer

synopsys.com Logo

Synopsis Engineering

Location Icon

Location:
Canada , Nepean

Category Icon

Job Type Icon

Contract Type:
Employment contract

Salary Icon

Salary:

Not provided

Job Description:

Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.

Job Responsibility:

  • Designing and verifying complex ASIC digital and mixed-signal systems using Verilog or VHDL
  • Analyzing digital and analog specifications to develop robust system-level designs
  • Collaborating on design flow analysis for CDC, synthesis, DFT, and low power methodologies to optimize performance and reliability
  • Developing, executing, and tracking comprehensive test plans to ensure thorough verification coverage
  • Performing and analyzing functional, assertion, and code coverage to validate design integrity
  • Investigating failure cases, debugging issues, and running gate-level simulations to drive resolution and product quality
  • Working closely with cross-disciplinary teams to ensure seamless integration and alignment across the design lifecycle

Requirements:

  • Master’s degree in Electrical Engineering or related field
  • At least 5 years of relevant industry experience
  • Proficient in Verilog or VHDL for digital design and verification
  • Strong familiarity with code quality metrics and methodologies
  • Experience in high-speed digital and mixed-signal design, including asynchronous clock crossings and DFT methodologies
  • Deep understanding of CDC, synthesis, and power optimization techniques
  • Simulation experience and the ability to debug collaboratively with verification teams
  • Excellent organizational and communication skills, with the ability to interface with various design groups and customer support teams

Nice to have:

  • A collaborative team player with a proactive, solution-oriented mindset
  • Detail-oriented, with a commitment to delivering high-quality results
  • Effective communicator who can bridge gaps between technical and non-technical stakeholders
  • Adaptable and resilient in a fast-paced, evolving environment
  • Motivated by innovation, continuous learning, and professional growth
What we offer:
  • Comprehensive medical and healthcare plans
  • ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Retirement plans
  • Competitive salaries

Additional Information:

Job Posted:
January 24, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Digital Design, Sr Engineer

Asic Engineer Sr Staff

Hewlett Packard Enterprise is seeking a seasoned Design-for-Test (DFT) Engineer ...
Location
Location
United States , San Jose
Salary
Salary:
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of hands-on DFT experience in ASIC design, preferably in networking or high-speed digital domains
  • deep understanding of fault models: stuck-at, transition, path-delay
  • expertise in scan compression, ATPG, and MBIST architecture
  • experience with Siemens Tessent tools: SSN, JTAG, IJTAG, MBIST, and memory repair
  • proficiency with Synopsys tools: DFT Compiler, DFTMAX, Tetramax, Design Compiler
  • simulation experience with Synopsys VCS and Cadence NC-Verilog
  • timing analysis using PrimeTime and Cadence Tempus
  • able to define test constraints and review STA reports to ensure timing closure in test modes
  • debugging with waveform tools such as Novas and SimVision
  • familiarity with ATE pattern formats (STIL, WGL) and JTAG SVF
Job Responsibility
Job Responsibility
  • define and implement DFT architecture for high-performance networking ASICs at 3nm and beyond
  • collaborate with RTL and physical design teams to integrate scan, compression, boundary scan, and MBIST features
  • develop and validate ATPG patterns for stuck-at, transition, and path-delay fault models
  • analyze and resolve DFT-related issues including ATPG DRC violations, simulation mismatches, and timing violations
  • apply test constraints and perform STA analysis to ensure timing closure in test modes
  • support silicon bring-up and ATE pattern validation using industry-standard formats (STIL, WGL, SVF)
  • conduct silicon failure analysis and contribute to system-level debug and yield improvement
  • automate DFT flows and analysis using scripting languages such as Perl and Tcl.
What we offer
What we offer
  • health & wellbeing
  • personal & professional development
  • unconditional inclusion
  • competitive compensation, benefits, and career growth opportunities.
  • Fulltime
Read More
Arrow Right

ASIC Digital Design, Sr Staff Engineer

Our Hardware Engineers at Synopsys are responsible for designing and developing ...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 6-10 years of hands-on experience in FPGA design and verification, with a focus on IP-level functional verification
  • Proficiency in Verilog and MATLAB for digital design, verification, and FPGA prototyping with logical synthesis flows
  • Strong programming and scripting skills for test automation and data analytics (Python, C/C++, TCL)
  • Strong understanding of digital and mixed-signal circuit evaluation, troubleshooting, and performance optimization techniques
  • Ability to interpret and apply digital architecture and SerDes standards documentation to develop robust verification solutions
  • Excellent technical documentation skills to ensure clear communication and knowledge transfer
Job Responsibility
Job Responsibility
  • Interpreting SerDes standards and digital, analog, and firmware architecture documents to develop verification environments and regression testcases in MATLAB
  • Evaluating and troubleshooting digital and mixed-signal circuits to ensure optimal performance and resolve complex design challenges
  • Collaborating with digital, firmware, and analog teams to solve verification challenges and improve design methodologies
  • Adapting and debugging internal verification environments to effectively replicate challenging scenarios
  • Identifying and implementing process improvements to enhance efficiency in design procedures and methodologies
  • Documenting verification environments, plans, and procedures to ensure clear communication and knowledge sharing across teams
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Staff/ Sr Staff RTL Design Engineer

Synopsys software engineers are key enablers in the world of Electronic Design A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3-5 years of relevant experience in ASIC digital design and verification
  • Proficiency in RTL simulation, logic synthesis, and timing verification tools
  • Deep expertise in UVM, SystemVerilog, and protocol verification (e.g., IEEE1500, IEEE1687, AXI, AMBA)
  • Hands-on experience with VIPs and transactors in simulation and emulation environments
  • Strong understanding of DFT architectures, interconnects, and cache coherency protocols
  • Familiarity with debug tools such as Verdi and workflows for performance analysis
  • Programming skills in SystemVerilog, UVM, Verilog, C/C++, Python, and scripting languages like Tcl
  • Experience with EDA tools such as VCS, Verdi, and DC, and methodologies including VC Auto-Testbench and protocol compliance checking
Job Responsibility
Job Responsibility
  • Developing and modeling RTL logic in Verilog for embedded memory test and SLM IP blocks
  • Performing digital design validation and functional verification at both block and SoC levels
  • Executing logic synthesis, static timing analysis, and generating fault coverage reports to ensure robust designs
  • Applying DFT (Design-for-Test) expertise for comprehensive memory and logic testing
  • Identifying and troubleshooting design timing and DFT functional issues to optimize chip performance
  • Utilizing and scripting in languages such as Tcl to automate design and verification workflows
  • Defining architecture, logic, test bench designs, and embedded software functions for advanced test and analytics
  • Developing and maintaining technical collateral including test suites, protocol documentation, and debug guides
  • Collaborating with R&D and marketing teams to define new features, drive enhancements, and align product roadmaps
  • Delivering product training, managing customer support cases, and ensuring turnaround time (TAT) metrics are met or exceeded
What we offer
What we offer
  • Comprehensive medical and healthcare plans that work for you and your family
  • In addition to company holidays, we have ETO and FTO Programs
  • Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Save for your future with our retirement plans that vary by region and country
  • Competitive salaries
  • Fulltime
Read More
Arrow Right

Project Engineering Management, Sr Staff Engineer

As we extend our project management team for High-Performance Computing (HPC) de...
Location
Location
Portugal , Moreira, Porto
Salary
Salary:
Not provided
synopsys.com Logo
Synopsis Engineering
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Excellent communication skills, both oral and written, ability to summarize key points in succinct and objective way
  • A background in ASIC Design/Verification/Implementation - preferably digital
  • Excellent organizational and time-management skills, with the ability to manage multiple projects simultaneously
  • Proficiency in project management tools and software, MS Project preferred, PMP certification an advantage
  • Knowledge/experience of developing or using 3rd party IP - preferably digital
  • Proven experience in project management, with a track record of successfully leading semiconductor engineering projects, ideally in ASIC Design/verification
  • Bachelor's or master’s degree in engineering or a related field
  • Strong knowledge of engineering principles and practices
  • At least 6 years of experience
Job Responsibility
Job Responsibility
  • Collaborating with cross-functional teams to define project requirements, scope, and objectives
  • Developing detailed project plans, including timelines, resource allocation, and risk management strategies
  • Monitoring project progress and performance, identifying potential issues, and implementing corrective actions as needed
  • Communicating project status, updates, and milestones to stakeholders, ensuring transparency and alignment
  • Representing R&D on customer relationships, tracking execution to plan, aligning with senior leadership of team on mitigation and escalation management
  • Mentoring and guiding team members, fostering a collaborative and innovative work environment
What we offer
What we offer
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings
Read More
Arrow Right
New

Liquidity Risk Reporting - Assistant Vice President

Join Barclays as a Liquidity Risk Reporting - Assistant Vice President role, whe...
Location
Location
India , Chennai; Noida
Salary
Salary:
Not provided
barclays.co.uk Logo
Barclays
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Knowledge of the liquidity regulatory metric calculation methodologies (in particular LCR, NSFR, PRA110, ALMM) and underlying drivers
  • Must have strong communication skills, both written and verbal, with the ability to work both independently and collaboratively
  • Excellent presentation skills
  • Excellent Microsoft Excel skills
  • Strong Balance sheet and Finance skills
  • Strong understanding of Control and Governance frameworks
  • Experience in driving change initiatives including working with IT on automation initiatives
  • Excellent relationship management skills, with an ability to develop and maintain strong, open and trusted relationships with a variety of stakeholders outside of the immediate team
Job Responsibility
Job Responsibility
  • Identification and assessment of prudential regulatory reporting risks arising from the bank's activities, products, and services
  • Development and implementation of strategies to mitigate prudential regulatory reporting risks, ensuring compliance with all applicable laws, regulations, and internal control policies, and conduct regular compliance reviews and audits to identify and address potential compliance gaps or violations
  • Assessment of the effectiveness of the bank’s internal control processes and governance framework, including addressing any weaknesses or gaps that could lead to regulatory reporting non-compliance, and implementation of measures to strengthen internal controls
  • Preparation and submission of regulatory reports to authorities, and provision of support to other departments in their preparation and review of regulatory reports
  • Analysis and presentation of regulatory data to provide insights into business performance, identify trends, and support decision-making
  • Development and implementation of training programmes to educate employees on regulatory requirements and compliance responsibilities
  • Communication and liaising with regulatory bodies, prompt responses to inquiries and provision of requested information, and representation of the bank in meetings with regulators
  • Management of the selection, implementation, and maintenance of regulatory reporting systems and software applications, including collaboration with IT colleagues to integrate regulatory reporting systems with other enterprise systems
  • Fulltime
Read More
Arrow Right
New

Front Office Team Member

As a Front Office Team Member, you will be the first point of contact for our gu...
Location
Location
United Kingdom , Luton
Salary
Salary:
12.31 GBP / Hour
jobs.360resourcing.co.uk Logo
360 Resourcing Solutions
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Previous experience in front office or customer service roles within the catering and hospitality industry is desirable
  • Excellent communication skills with a friendly and approachable manner
  • Strong organisational skills and attention to detail
  • Ability to work under pressure and maintain professionalism in a fast-paced environment
  • Proficient IT skills, including experience with reservation systems and Microsoft Office
  • Flexible approach to working hours, including weekends and public holidays
  • A good command of English
  • additional languages are an advantage
  • Positive attitude, team player, and a genuine passion for hospitality
Job Responsibility
Job Responsibility
  • Warmly welcome guests upon arrival, assisting with check-in and check-out procedures accurately and efficiently
  • Manage reservations, cancellations, and amendments using our property management system
  • Provide guests with information about hotel facilities, local attractions, and transportation options
  • Handle guest enquiries and resolve issues promptly with professionalism and courtesy
  • Maintain accurate records of guest details and transactions in compliance with company policies
  • Coordinate with housekeeping and maintenance teams to ensure rooms are ready and any guest requests are fulfilled
  • Process payments securely and reconcile cash drawers at the end of shifts
  • Support the team with administrative tasks and other duties as required
  • Uphold health and safety standards and ensure compliance with Marriott brand guidelines
What we offer
What we offer
  • free meals on shift
  • employee discounts
  • uniform supplied
  • opportunities for career growth within Lighthouse Hotel Management and Marriott International
  • A supportive and friendly work environment where your efforts are valued
  • Training and development programmes to enhance your skills and progress your career
  • Access to staff discounts and benefits across Marriott hotels worldwide
  • Holiday entitlement in line with UK employment law
  • Employee wellbeing initiatives and a commitment to diversity and inclusion
  • Fulltime
Read More
Arrow Right
New

Localization tester - portuguese (br)

This is an independent contractor opportunity and ideal for those interested in ...
Location
Location
United States , Portland
Salary
Salary:
Not provided
plusqa.com Logo
PLUS QA
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Native or near-native fluency in Portuguese (Brazil)
  • Interest in localization and software quality
  • Comfortable using Windows, MacOS, Android, and iOS platforms
  • Strong attention to detail and clear written communication
  • Ability to work independently and follow detailed instructions
Job Responsibility
Job Responsibility
  • Perform manual testing of digital products (mobile apps, websites, games) for language and cultural accuracy
  • Identify translation errors, formatting issues, and region-specific problems
  • Log bugs with clear documentation, including steps to reproduce, screenshots, and logs
  • Execute test cases for functionality, integration, and regression testing
  • Communicate findings with QA Leads and follow up on issue resolution
  • Work with a variety of operating systems, devices, and browsers
  • Follow all testing procedures and confidentiality guidelines
Read More
Arrow Right
New

Senior Executive - Accounts Payable

At AKQA, we believe in the imaginative application of art and science to create ...
Location
Location
India , Gurgaon
Salary
Salary:
Not provided
akqa.com Logo
AKQA
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 3-5 years of dedicated Accounts Payable experience
  • Experience with high-volume invoice processing and have knowledge of Three-Way Matching (verifying that the Purchase Order ties to the vendor’s invoice)
  • Assign the correct General Ledger codes to processed invoices
  • Execute weekly payment runs via ACH/wire
  • Assist the accounting team by ensuring all invoices for the period are accrued or booked by the cutoff date
  • Process vendor invoices and reimbursable expenses promptly and accurately
  • Attention to detail is a must, process invoices accurately and follow the process to remain compliant (obtain pertinent approvals and necessary paperwork)
  • Understand financial controls and best practices related to AP processes
Job Responsibility
Job Responsibility
  • Represent AKQA to external vendors in a highly professional and customer-focused manner
  • Provide exceptional service to AKQA employees submitting invoices for processing and reimbursable expenses (Concur) for North America
  • Manage a company's financial obligations, ensuring that all invoices are processed accurately and payments are made on time
  • Support AKQA North America
  • Working on US hours (Eastern time)
Read More
Arrow Right