CrawlJobs Logo

ASIC Digital Design Principal Engineer

synopsys.com Logo

Synopsis Engineering

Location Icon

Location:
India , Bengaluru

Category Icon

Job Type Icon

Contract Type:
Employment contract

Salary Icon

Salary:

Not provided

Job Description:

Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.

Job Responsibility:

  • Designing, developing, and testing bare metal firmware for advanced mixed-signal ASICs, with a focus on high-speed SerDes products
  • Collaborating with analog and digital teams to define specifications and integration requirements for IP blocks and system-on-chip (SoC) solutions
  • Executing structured firmware development processes, including verification and thorough documentation of design flows
  • Performing functional and performance tests on prototype test-chips to ensure robust operation and compliance with design specifications
  • Supporting customer teams by providing technical expertise, troubleshooting, and guidance throughout the product lifecycle
  • Contributing to project planning, tracking milestones, and ensuring timely delivery of high-quality deliverables
  • Engaging in continuous learning to stay abreast of industry advancements in SerDes standards, scripting, and digital design methodologies

Requirements:

  • Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) or related field
  • Minimum 6 years of experience in bare metal firmware development and silicon testing
  • Strong understanding of digital design (RTL) and mixed-signal integration principles
  • Experience with structured firmware development, verification, and documentation processes
  • Proficiency in project execution, from initial specification through to final testing and validation
  • Knowledge of SerDes standards and scripting (Shell/Python) is a strong advantage

Nice to have:

Knowledge of SerDes standards and scripting (Shell/Python)

What we offer:
  • Comprehensive medical and healthcare plans that work for you and your family
  • Time Away in addition to company holidays, we have ETO and FTO Programs
  • Family Support maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more
  • ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back
  • Retirement Plans save for your future with our retirement plans that vary by region and country
  • Competitive salaries

Additional Information:

Job Posted:
January 24, 2026

Employment Type:
Fulltime
Work Type:
On-site work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for ASIC Digital Design Principal Engineer

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly skilled and experienced Principal Engineer to join our A...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BE or Master's in Electronics or Electrical Engineering, Computer Engineering, or a related field
  • 8+ years of experience in ASIC development, with a proven track record of leading complex project
  • Hands on in IP / blocks / subsystem complex design in verilog / sysverilog
  • Strong digital design development and execution skills , solving bugs
  • Experience in grooming team of 1-4 engineers, interacting with many team
  • Deep expirience in debug , solving problem, see the architecture view, proposing solutions.
  • Hands-on experience with industry-standard EDA tools and design flows
  • Deep knowledge on PCIe, axi , DMA, AHB interfaces
  • Expertise in high-performance and low-power design techniques
  • Excellent communication skills, both verbal and written, with the ability to articulate complex technical concepts clearly
Job Responsibility
Job Responsibility
  • Design and implements IPs and subsystems
  • Dealing the best of class IPs for all SanDisk products
  • Fulltime
Read More
Arrow Right
New

Principal Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This role will require access to information that is controlled for export under export control regulations
  • 10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure
  • 8+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs
  • 5+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 5+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
Job Responsibility
Job Responsibility
  • Part of the design team driving many facets of high performance, high bandwidth designs
  • Working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis, and System on Chip (SOC) integration on different subsystems
  • Interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Engineer, ASIC Development Engineering (RTL Design)

We are seeking a highly experienced and motivated Principal Engineer specialisin...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field
  • 9+ years of experience in digital design, with a focus on RTL design for complex SoCs
  • Deep expertise in Verilog/SystemVerilog
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug
  • Experience with synthesis, static timing analysis, and DFT concepts
  • Hands-on with EDA tools (simulation, lint, CDC, synthesis, formal verification)
  • Proven track record of leading technical teams and delivering successful silicon
  • Excellent analytical, problem-solving, and communication skills
  • Passion for innovation and delivering high-quality, scalable solutions
Job Responsibility
Job Responsibility
  • Define and review SoC architecture and design specifications
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power
  • Contribute to IP selection, evaluation, and integration in SoC designs
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Engineer

As CAD Manager you will be responsible for leading and optimizing the EDA enviro...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of silicon EDA and/or digital ASIC design experience
  • PPA Power Performance Area Optimization
  • Virtuoso based custom Layout tools and flows
  • Calibre extraction flows, Totem & Redhawk for EM/IR
  • TCL, Python, PERL, or other scripting languages
  • 2+ years in one or more of these tools: Design compiler, IC Compiler, Fusion Compiler, Cadence Virtuoso and Custom Compiler
  • Physical aspect of VLSI designs
  • Strong written and verbal communication skills
  • Bachelors or Masters degree in Computer Engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Lead and manage the CAD infrastructure team supporting multiple IC design projects
  • Establish and maintain standardized design flows and methodologies
  • Implement and support customized CAD flows for Fabric design groups
  • Enable the team in meeting the design and development targets by working closely with external tool vendors
  • Develop tools flows methodologies on digital back-end domains, sign-off flows for timing, power, EM/IR, DRC/LVS/DFM, etc.
  • Improve engineering efficiency while improving design quality in IP release process
  • Be single point contact for bugs and issues for custom and analog physical design team
  • Build flow in TCL, Python to ensure quality and faster executions
  • Understand different methodologies used across industry to adopt best practices
  • Leverage and deploy AMD AI systems to design teams
Read More
Arrow Right

Principal Logic Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features
  • Be responsible for the logic design/Register Transfer Level (RTL) entry, design quality including Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power etc., and timing closure of high-performance digital IP
  • Collaborate with the verification team to ensure the implementation meets both architectural and micro-architectural intent
  • Interface with physical design (PD), design for test (DFT), and other teams to optimize tradeoffs within the design
  • Provide technical leadership through mentorship and strong teamwork
  • Fulltime
Read More
Arrow Right
New

Portuguese speaking travel agent

Are you fluent in Portuguese? Would you like to fire-up your career by working a...
Location
Location
Greece , Athens
Salary
Salary:
Not provided
https://www.randstad.com Logo
Randstad
Expiration Date
December 30, 2026
Flip Icon
Requirements
Requirements
  • High adaptability in dynamic working environments & rotating shifts
  • Strong communication skills, both written and verbal
  • Client-centric mindset
  • An exceptional level in the Portuguese language
  • Advanced English skills
  • PC literacy
  • EU work permit
Job Responsibility
Job Responsibility
  • Manage incoming requests & ensure an utmost customer satisfaction
  • Resolve customer enquiries regarding guest’s booking
  • Provide accurate, valid & complete information by using the right methods/tools
  • Build sustainable relationships of trust through open & interactive communication
Read More
Arrow Right
New

Italian Client Service Associate

In this office-based full-time position, you will act as a knowledge broker betw...
Location
Location
Greece , Athens
Salary
Salary:
1200.00 - 1300.00 EUR / Month
https://www.randstad.com Logo
Randstad
Expiration Date
December 30, 2026
Flip Icon
Requirements
Requirements
  • Fluency in the Italian language
  • Advanced level in English
  • 0-3 years of work experience
  • Bachelor’s degree or higher education
  • Strong enthusiasm and passion for the business sector demonstrated by your academic achievements or extracurricular activities
  • A growth mindset that views setbacks and short-term problems as chances for personal development
  • A client-centric mentality, meaning you're going above & beyond to meet clients' needs
Job Responsibility
Job Responsibility
  • Act as a knowledge broker between corporate clients and industry experts
  • Partner with clients to understand their knowledge gaps and identify experts with the most relevant experience and knowledge that can address them
  • Conduct high-level research into industries and companies
  • Work on multiple client projects at once, while developing your sales & negotiation sales
  • Utilize phone, LinkedIn, and email outreach to connect with experts
  • Critically screen experts for their suitability and relevance with an emphasis on quality
  • Fulltime
Read More
Arrow Right