CrawlJobs Logo

AI Silicon Physical Design Engineer

Cerebras Systems

Location Icon

Location:
United States , Sunnyvale

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

150000.00 - 250000.00 USD / Year

Job Description:

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.

Job Responsibility:

  • Excelling in synthesizing, placing, and routing high speed designs.
  • Experiencing the full spectrum of physical design and implementation.
  • Collaborating closely with the RTL team.
  • Integrating blocks seamlessly into the full-chip architecture.

Requirements:

  • 10+ years of physical design & physical verification experience.
  • Strong knowledge of block level and full-chip physical verification methodology.
  • Strong experience in block/subsystem timing closure.
  • Expert at optimizing for the best power/performance and area.
  • Experience with the complete physical design flow.
  • Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues.
  • Expert with IR/EM analysis and resolution.
  • Good understanding of full chip floor planning and integration.
  • Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements.
  • Demonstrated ability to work with RTL teams to optimize for physical design.
  • Skills in Design Compiler, Fusion Compiler, ICC2 or similar physical design tools.
  • BS or MS in Electrical Engineering.

Nice to have:

  • Knowledge of Synopsys tool suite is a plus.
  • Knowledge of CPU/GPU design a plus.
What we offer:
  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Publish and open source their cutting-edge AI research.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • Simple, non-corporate work culture that respects individual beliefs.

Additional Information:

Job Posted:
February 17, 2026

Employment Type:
Fulltime
Work Type:
Remote work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for AI Silicon Physical Design Engineer

New

Principal Physical Design Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Ability to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Ability to provide proof of country of citizenship or proof of US residency or other protected status for export control assessment
  • Bachelor's or master’s in electrical or computer engineering or related field with 10+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeout of complex ASICs in leading edge process node technology
  • 8+ years of hands-on experience in EDA vendor tools such as Fusion Compiler, VCLP, Primetime, Formality, or Cadence Innovus and Conformal
Job Responsibility
Job Responsibility
  • Lead a team in defining implementation and execution plan for a schip/SOC
  • Execute the plan for successful tapeout by working with various stakeholders (RTL, IP, Methodology, DFT, Architecture etc)
  • Drive the team to achieve the best performance, power, and area (PPA) for AI system-on-chips (SOCs)
  • Optimizing technology, libraries, physical design, RTL design, and architecture
  • Collaborate with various stakeholders such as RTL designers, IP teams, Methodology experts, DFT engineers, and Architects
  • Provide technical guidance and mentorship to team members
  • Oversee the development and implementation of physical design flows and methodologies
  • Collaborate with cross-functional teams to address design challenges and optimize for manufacturability
  • Monitor progress, identify risks, and implement mitigation strategies
  • Keep abreast of the latest industry trends, tools, and techniques in physical design
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Engineer

As CAD Manager you will be responsible for leading and optimizing the EDA enviro...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of silicon EDA and/or digital ASIC design experience
  • PPA Power Performance Area Optimization
  • Virtuoso based custom Layout tools and flows
  • Calibre extraction flows, Totem & Redhawk for EM/IR
  • TCL, Python, PERL, or other scripting languages
  • 2+ years in one or more of these tools: Design compiler, IC Compiler, Fusion Compiler, Cadence Virtuoso and Custom Compiler
  • Physical aspect of VLSI designs
  • Strong written and verbal communication skills
  • Bachelors or Masters degree in Computer Engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Lead and manage the CAD infrastructure team supporting multiple IC design projects
  • Establish and maintain standardized design flows and methodologies
  • Implement and support customized CAD flows for Fabric design groups
  • Enable the team in meeting the design and development targets by working closely with external tool vendors
  • Develop tools flows methodologies on digital back-end domains, sign-off flows for timing, power, EM/IR, DRC/LVS/DFM, etc.
  • Improve engineering efficiency while improving design quality in IP release process
  • Be single point contact for bugs and issues for custom and analog physical design team
  • Build flow in TCL, Python to ensure quality and faster executions
  • Understand different methodologies used across industry to adopt best practices
  • Leverage and deploy AMD AI systems to design teams
Read More
Arrow Right

Principal Logic Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features
  • Be responsible for the logic design/Register Transfer Level (RTL) entry, design quality including Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power etc., and timing closure of high-performance digital IP
  • Collaborate with the verification team to ensure the implementation meets both architectural and micro-architectural intent
  • Interface with physical design (PD), design for test (DFT), and other teams to optimize tradeoffs within the design
  • Provide technical leadership through mentorship and strong teamwork
  • Fulltime
Read More
Arrow Right
New

Design Verification Engineer

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. ...
Location
Location
United States , Sunnyvale
Salary
Salary:
120000.00 - 240000.00 USD / Year
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Advanced debugging and problem-solving skills
  • Deep knowledge of SystemVerilog testbench, DPI, and UVM
  • Excellent programming skills and knowledge of software engineering practices, including object-oriented design
  • Experience developing scalable and portable testbenches and components
  • Experience with verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection, and gate-level simulations
  • Proficient in scripting languages such as Python or Perl
  • Good interpersonal skills and the ability to work as a standout colleague are a must
  • Extremely self-motivated and eager to solve problems
  • 3+ years of Design Verification experience
Job Responsibility
Job Responsibility
  • Work with architects, designers, post-silicon, and software engineers, to ensure a high-quality design that works for silicon
  • Develop and implement verification strategies, detailed tests, and coverage plans based on micro-architecture
  • Create verification methodologies and reusable environments, including components such as stimulus, checkers, assertions, and coverage
  • Implement tests, manage regressions, gather coverage, and debug test failures
  • Collaborate with cross-functional teams, including architecture, RTL design, physical design, firmware, and validation
  • Analyze and debug complex issues across simulation, emulation, and silicon bring-up phases
  • Continuously enhances verification infrastructure and flows to improve efficiency and quality
  • Contribute to the evolution of the overall verification methodology and best practices across the organization
What we offer
What we offer
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Our simple, non-corporate work culture that respects individual beliefs
  • Fulltime
Read More
Arrow Right
New

Principal AI Network Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 7+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • 5+ years of experience in designing AI backend networks and integrating them into large-scale GPU systems
  • Proven expertise in system architecture across compute, networking, and accelerator domains
  • Deep understanding of RDMA protocols (RoCE, InfiniBand), congestion control (DCQCN), and Layer 2/3 routing
  • Experience with optical interconnects (e.g., PSM, WDM), link budget analysis, and transceiver integration
  • Familiarity with signal integrity modeling, link training, and physical layer optimization
Job Responsibility
Job Responsibility
  • Spearhead architectural definition and innovation for next-generation GPU and AI accelerator platforms, with a focus on ultra-high bandwidth, low-latency backend networks
  • Drive system-level integration across compute, storage, and interconnect domains to support scalable AI training workloads
  • Partner with silicon, firmware, and datacenter engineering teams to co-design infrastructure that meets performance, reliability, and deployment goals
  • Influence platform decisions across rack, chassis, and pod-level implementations
  • Cultivate deep technical relationships with silicon vendors, optics suppliers, and switch fabric providers to co-develop differentiated solutions
  • Represent Microsoft in joint architecture forums and technical workshops
  • Evaluate and articulate tradeoffs across electrical, mechanical, thermal, and signal integrity domains
  • Frame decisions in terms of TCO, performance, scalability, and deployment risk
  • Lead design reviews and contribute to PRDs and system specifications
  • Shape the direction of hyperscale AI infrastructure by engaging with standards bodies (e.g., IEEE 802.3), influencing component roadmaps, and driving adoption of novel interconnect protocols and topologies
  • Fulltime
Read More
Arrow Right
New

Engineer- IP

This Role is responsible for Alarm analysis, Operation-maintenance, trouble-shoo...
Location
Location
India , Noida
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Good knowledge in IP Networking Protocols like OSPF, ISIS, BGP, MPLS, LDP, L2VPN, L3VPN, BFD, Segment Routing
  • Understanding of Switching VLAN, STP, RSTP, MSTP, VRRP, HSRP
  • Telecom knowledge (2G, 3G, 4G, 5G Service Flow & Interfaces)
  • Product/Vendor knowledge on CISCO (mandatory) & Ericsson
  • Good Communication & trouble-shooting skills
  • 3-7 years of relevant in IP Domain
Job Responsibility
Job Responsibility
  • Actively Supervising of ITSM Ticket queues to maintain MTTR
  • Identify root cause of P2/P3/P4 Incidents and recommend appropriate resolution action and other events that Customer identify as requiring Root Cause Analysis (RCA)
  • First point of contact for support of any alarm/event/KPI related issues
  • Close Collaboration with Field Team for all field activities (Hardware failures, Node unreachable etc.)
  • Ensure timely restoration of Services maintain MTTR for good customer experience & high Service availability to maintain Service Level Agreement (SLA)
  • Proactive involvement to detect possible failures to ensure incident restoration/avoidance whenever engagement by Incident Manager or MS Automated Service Function
  • Node health checks and backups & trouble-shoot the deviation identified
  • Sharing details for MIR & CSR to respective teams
  • End to End Network Understanding
Read More
Arrow Right
New

Automation Engineer

The Automation Engineer supplies, to create a customer’s solution, in all phases...
Location
Location
India , Noida
Salary
Salary:
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Min 1-3 years of experience
  • Bachelor’s degree or higher in ECE, IT, CS or MCA
  • Core java
  • logical expression
  • coding
  • containers
  • threading
  • data structure
  • data algorithm
  • core java
Job Responsibility
Job Responsibility
  • Develop, program automation systems
  • Keep updated with the latest developments in automation technology to improve productivity and achieve cost savings across operations
  • Diagnose and repair bugs within the production code
  • Contribute to the creation of high level/low level design (HLD/LLD) specifications and other relevant documentation
  • Coordinate requirements gathering and sign-offs, ensuring use cases accurately portray business needs
  • Participate in all project phases, contribute to project planning and provide automation implementation leadership
Read More
Arrow Right
New

Graduate Engineer

Graduate Engineer Development Scheme (GEDS) is our comprehensive two-year gradua...
Location
Location
Portugal , Lisbon
Salary
Salary:
Not provided
subsea7.com Logo
Subsea 7
Expiration Date
March 11, 2026
Flip Icon
Requirements
Requirements
  • Engineering degree / M.Sc. Degree in Mechanical, Marine/Ocean, Offshore, Civil, Aerospace, Materials, Physics Engineering
  • Recent graduates or students expected to complete their M.Sc. degree in 2026
  • Keen to pursue a career in the Energy business
  • Professional attitude
  • Technical ability with creative and intelligent approach
  • Willing and dedicated approach to changes and challenges
Job Responsibility
Job Responsibility
  • Under direct supervision, assist with work you're doing, which may include engineering support to Drawing Office, design calculations, analysis, reports, specifications, procedures, progress reports, bid evaluations, study reports and various 3rd-party submissions
  • Consolidate knowledge in areas of engineering disciplines, including design codes and standards, legislative requirements and current best engineering practices
  • Awareness of clients' needs
  • address design parameters and problems
  • develop and implement solutions
  • Assist in the production of user documentation
  • Make effort to become aware of all meaningful safety objectives and legal requirements
  • Participate in meetings/correspondence with Clients, subcontractors, 3rd parties, etc in a supporting role
  • Recognize objectives for professional development and work to meet development goals
  • Commit to Subsea7 values and work according to the Business Management System and good work practices
What we offer
What we offer
  • Flexible working environment
  • Remote Working Policy
  • Wide range of benefits
  • Opportunities for exciting and meaningful work with global opportunities and high quality career development
  • Comprehensive two-year graduate training program
  • Support from both our local and corporate offices throughout your time on the scheme
  • Opportunities to develop your technical and non-technical skills by attendance at courses, through field trips, and in your day-to-day job
  • The chance to network with experts and the global graduate engineering community
  • Fulltime
Read More
Arrow Right